• 263 Citations
  • 9 h-Index
19972019

Research output per year

If you made any changes in Pure these will be visible here soon.

Research Output

2-Step Power Scheduling with Adaptive Control Interval for Network Intrusion Detection Systems on Multicores

Tuong, L. P. & Kimura, K., 2016 Dec 5, Proceedings - IEEE 10th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016. Institute of Electrical and Electronics Engineers Inc., p. 69-76 8 p. 7774422

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

A 4320MIPS four-processor core SMP/AMP with individually managed clock frequency for low power consumption

Yoshida, Y., Kamei, T., Hayase, K., Shibahara, S., Nishii, O., Hattori, T., Hasegawa, A., Takada, M., Irie, N., Uchiyama, K., Odaka, T., Takada, K., Kimura, K. & Kasahara, H., 2007 Sep 27, 2007 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers. p. 100-101+590+95 4242284. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

24 Citations (Scopus)

A 45nm 37.3GOPS/W heterogeneous multi-core SoC

Yuyama, Y., Ito, M., Kiyoshige, Y., Nitta, Y., Matsui, S., Nishii, O., Hasegawa, A., Ishikawa, M., Yamada, T., Miyakoshi, J., Terada, K., Nojiri, T., Satoh, M., Mizuno, H., Uchiyama, K., Wada, Y., Kimura, K., Kasahara, H. & Maejima, H., 2010 May 18, 2010 IEEE International Solid-State Circuits Conference, ISSCC 2010 - Digest of Technical Papers. p. 100-101 2 p. 5434031. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; vol. 53).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

29 Citations (Scopus)

A 45-nm 37.3 GOPS/W heterogeneous multi-core SOC with 16/32 bit instruction-set general-purpose core

Nishii, O., Yuyama, Y., Ito, M., Kiyoshige, Y., Nitta, Y., Ishikawa, M., Yamada, T., Miyakoshi, J., Wada, Y., Kimura, K., Kasahara, H. & Maejima, H., 2011 Apr, In : IEICE Transactions on Electronics. E94-C, 4, p. 663-669 7 p.

Research output: Contribution to journalArticle

Accelerating Multicore Architecture Simulation Using Application Profile

Kimura, K., Taguchi, G. & Kasahara, H., 2016 Dec 5, Proceedings - IEEE 10th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016. Institute of Electrical and Electronics Engineers Inc., p. 177-184 8 p. 7774436

Research output: Chapter in Book/Report/Conference proceedingConference contribution

An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler

Ito, M., Hattori, T., Yoshida, Y., Hayase, K., Hayashi, T., Nishii, O., Yasu, Y., Hasegawa, A., Takada, M., Ito, M., Mizuno, H., Uchiyama, K., Odaka, T., Shirako, J., Mase, M., Kimura, K. & Kasahara, H., 2008 Aug 21, 2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC. p. 90-91+598+81 4523071. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; vol. 51).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

34 Citations (Scopus)

An Android Systrace Extension for Tracing Wakelocks

Binh, B. D. & Kimura, K., 2017 Jul 14, Proceedings - 19th IEEE International Conference on Computational Science and Engineering, 14th IEEE International Conference on Embedded and Ubiquitous Computing and 15th International Symposium on Distributed Computing and Applications to Business, Engineering and Science, CSE-EUC-DCABES 2016. Institute of Electrical and Electronics Engineers Inc., p. 146-149 4 p. 7982237

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Android video processing system combined with automatically parallelized and power optimized code by OSCAR compiler

Binh, B. D., Hirano, T., Mikami, H., Yamamoto, H., Kimura, K. & Kasahara, H., 2016, In : Journal of Information Processing. 24, 3, p. 504-511 8 p.

Research output: Contribution to journalArticle

Annotatable systrace: An extended linux ftrace for tracing a parallelized program

Fukui, D., Shimaoka, M., Mikami, H., Hillenbrand, D., Yamamoto, H., Kimura, K. & Kasahara, H., 2015 Oct 27, SEPS 2015 - Proceedings of the 2nd International Workshop on Software Engineering for Parallel Systems. Association for Computing Machinery, Inc, p. 21-25 5 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

A parallelizing compiler cooperative heterogeneous multicore processor architecture

Wada, Y., Hayashi, A., Masuura, T., Shirako, J., Nakano, H., Shikano, H., Kimura, K. & Kasahara, H., 2011 Dec 1, Transactions on High-Performance Embedded Architectures and Compilers IV. Stenstrom, P. (ed.). p. 215-233 19 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 6760 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Architecture design for the environmental monitoring system over the winter season

Yamashita, K., Ao, C., Suzuki, T., Xu, Y., Li, H., Tian, J., Kimura, K. & Kasahara, H., 2016 Nov 13, MobiWac 2016 - Proceedings of the 14th ACM International Symposium on Mobility Management and Wireless Access, co-located with MSWiM 2016. Association for Computing Machinery, Inc, p. 27-34 8 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Automatic local memory management for multicores having global address space

Yamamoto, K., Shirakawa, T., Oki, Y., Yoshida, A., Kimura, K. & Kasahara, H., 2017, Languages and Compilers for Parallel Computing - 29th International Workshop, LCPC 2016, Revised Papers. Springer Verlag, Vol. 10136 LNCS. p. 282-296 15 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 10136 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Automatic parallelization, performance predictability and power control for mobile-applications

Hillenbrand, D., Hayashi, A., Yamamoto, H., Kimura, K. & Kasahara, H., 2013 Aug 15, IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI. 6547919. (IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Coarse grain task parallelization of earthquake simulator GMS using OSCAR compiler on various Cc-NUMA servers

Shimaoka, M., Wada, Y., Kimura, K. & Kasahara, H., 2016, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Springer Verlag, Vol. 9519. p. 238-253 16 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 9519).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Compiler control power saving scheme for multi core processors

Shirako, J., Oshiyama, N., Wada, Y., Shikano, H., Kimura, K. & Kasahara, H., 2006 Dec 1, Languages and Compilers for Parallel Computing - 18th International Workshop, LCPC 2005, Revised Selected Papers. p. 362-376 15 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 4339 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

16 Citations (Scopus)

Efficient checkpointing with recompute scheme for non-volatile main memory

Alshboul, M., Elnawawy, H., Elkhouly, R., Kimura, K., Tuck, J. & Solihin, Y., 2019 May, In : ACM Transactions on Architecture and Code Optimization. 16, 2, 18.

Research output: Contribution to journalArticle

2 Citations (Scopus)

Enhancing the performance of a multiplayer game by using a parallelizing compiler

Al-Dosary, Y. I. M., Kimura, K., Kasahara, H. & Narita, S., 2012 Nov 19, Proceedings of CGAMES'2012 USA - 17th International Conference on Computer Games: AI, Animation, Mobile, Interactive Multimedia, Educational and Serious Games. p. 67-75 9 p. 6314554. (Proceedings of CGAMES'2012 USA - 17th International Conference on Computer Games: AI, Animation, Mobile, Interactive Multimedia, Educational and Serious Games).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Evaluation of automatic power reduction with OSCAR compiler on Intel Haswell and ARM Cortex-A9 multicores

Hirano, T., Yamamoto, H., Iizuka, S., Muto, K., Goto, T., Wake, T., Mikami, H., Takamura, M., Kimura, K. & Kasahara, H., 2015, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Springer Verlag, Vol. 8967. p. 239-252 14 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 8967).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Evaluation of power consumption at execution of multiple automatically parallelized and power controlled media applications on the RP2 low-power multicore

Mikami, H., Kitaki, S., Mase, M., Hayashi, A., Shimaoka, M., Kimura, K., Edahiro, M. & Kasahara, H., 2013 Jan 28, Languages and Compilers for Parallel Computing - 24th International Workshop, LCPC 2011, Revised Selected Papers. p. 31-45 15 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 7146 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Foreword: Special section on hardware and software technologies on advanced microprocessors

Inoue, K., Kai, K., Arakawa, F., Inoue, A., Hirose, Y., Kyo, S., Kimura, K., Kuga, M., Kondo, M., Sato, T., Satoh, M., Tomiyama, H., Nakamura, H., Hayashi, H., Hariyama, M., Matsutani, H. & Uchiyama, K., 2009 Jan 1, In : IEICE Transactions on Electronics. E92-C, 10, 1 p.

Research output: Contribution to journalEditorial

Green multicore-SoC software-execution framework with timely-power-gating scheme

Onouchi, M., Toyama, K., Nojiri, T., Sato, M., Mase, M., Shirako, J., Sato, M., Takada, M., Ito, M., Mizuno, H., Namiki, M., Kimura, K. & Kasahara, H., 2009 Dec 1, ICPP-2009 - The 38th International Conference on Parallel Processing. p. 510-517 8 p. 5362472. (Proceedings of the International Conference on Parallel Processing).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Heterogeneous multi-core architecture that enables 54x AAC-LC stereo encoding

Shikano, H., Ito, M., Onouchi, M., Todaka, T., Tsunoda, T., Kodama, T., Uchiyama, K., Odaka, T., Kamei, T., Nagahama, E., Kusaoke, M., Nitta, Y., Wada, Y., Kimura, K. & Kasahara, H., 2008 Jan 1, In : IEEE Journal of Solid-State Circuits. 43, 4, p. 902-908 7 p.

Research output: Contribution to journalArticle

15 Citations (Scopus)

Heterogeneous multiprocessor on a chip which enables 54x AAC-LC stereo encoding

Ito, M., Todaka, T., Tsunoda, T., Tanaka, H., Kodama, T., Shikano, H., Onouchi, M., Uchiyama, K., Odaka, T., Kamei, T., Nagahama, E., Kusaoke, M., Nitta, Y., Wada, Y., Kimura, K. & Kasahara, H., 2007 Dec 1, 2007 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers. p. 18-19 2 p. 4342719. (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Memory management for data localization on OSCAR chip multiprocessor

Nakano, H., Kodaka, T., Kimura, K. & Kasahara, H., 2004 Dec 1, p. 82-88. 7 p.

Research output: Contribution to conferencePaper

3 Citations (Scopus)

Multicore Cache Coherence Control by a Parallelizing Compiler

Kasahara, H., Kimura, K., Adhi, B. A., Hosokawa, Y., Kishimoto, Y. & Mase, M., 2017 Sep 7, Proceedings - 2017 IEEE 41st Annual Computer Software and Applications Conference, COMPSAC 2017. IEEE Computer Society, Vol. 1. p. 492-497 6 p. 8029648

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Multigrain automatic parallelization in Japanese Millennium Project IT21 Advanced Parallelizing Compiler

Kasahara, H., Obata, M., Ishizaka, K., Kimura, K., Kaminaga, H., Nakano, H., Nagasawa, K., Murai, A., Itagaki, H. & Shirako, J., 2002 Jan 1, Proceedings - International Conference on Parallel Computing in Electrical Engineering, PARELEC 2002. Institute of Electrical and Electronics Engineers Inc., p. 105-111 7 p. 1115213. (Proceedings - International Conference on Parallel Computing in Electrical Engineering, PARELEC 2002).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Multigrain parallelization for model-based design applications using the OSCAR compiler

Umeda, D., Suzuki, T., Mikami, H., Kimura, K. & Kasahara, H., 2016, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Springer Verlag, Vol. 9519. p. 125-139 15 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 9519).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Multigrain parallel processing for JPEG encoding on a single chip multiprocessor

Kodaka, T., Kimura, K. & Kasahara, H., 2002, Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems. IEEE Computer Society, Vol. 2002-January. p. 57-63 7 p. 1035019

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Multigrain parallel processing on compiler cooperative chip multiprocessor

Kimura, K., Wada, Y., Nakano, H., Kodaka, T., Shirako, J., Ishizaka, K. & Kasahara, H., 2005 Dec 1, In : Proceedings - Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT. 2005, p. 11-21 11 p., 1423137.

Research output: Contribution to journalConference article

13 Citations (Scopus)

Multigrain parallel processing on compiler cooperative OSCAR chip multiprocessor architecture

Kimura, K., Kodaka, T., Obata, M. & Kasahara, H., 2003 Apr, In : IEICE Transactions on Electronics. E86-C, 4, p. 570-579 10 p.

Research output: Contribution to journalArticle

3 Citations (Scopus)

Multigrain parallel processing on OSCAR CMP

Kimura, K., Kodaka, T., Obata, M. & Kasahara, H., 2003 Jan 1, Innovative Architecture for Future Generation High-Performance Processors and Systems, IWIA 2003. Veidenbaum, A. & Joe, K. (eds.). IEEE Computer Society, p. 56-65 10 p. 1262783. (Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems; vol. 2003-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Near fine grain parallel processing using static scheduling on single chip multiprocessors

Kimura, K. & Kasahara, H., 1999 Jan 1, Innovative Architecture for Future Generation High-Performance Processors and Systems - 1999 International Workshop on Innovative Architectures, IWIA 1999. IEEE Computer Society, Vol. 1999-November. p. 23-31 9 p. 898840

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

OSCAR API for real-time low-power multicores and its performance on multicores and SMP servers

Kimura, K., Mase, M., Mikami, H., Miyamoto, T., Shirako, J. & Kasahara, H., 2010 Jul 14, Languages and Compilers for Parallel Computing - 22nd International Workshop, LCPC 2009, Revised Selected Papers. p. 188-202 15 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 5898 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

20 Citations (Scopus)

OSCAR compiler controlled multicore power reduction on android platform

Yamamoto, H., Hirano, T., Muto, K., Mikami, H., Goto, T., Hillenbrand, D., Takamura, M., Kimura, K. & Kasahara, H., 2014 Jan 1, Languages and Compilers for Parallel Computing - 26th International Workshop, LCPC 2013, Revised Selected Papers. Caşcaval, C. & Montesinos, P. (eds.). Springer Verlag, p. 155-168 14 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 8664).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

OSCAR multi-grain architecture and its evaluation

Kasahara, H., Ogata, W., Kimura, K., Matsui, G., Matsuzuki, H., Okamoto, M., Yoshida, A. & Honda, H., 1997 Dec 1, p. 106-115. 10 p.

Research output: Contribution to conferencePaper

6 Citations (Scopus)

Parallelization of automotive engine control software on embedded multi-core processor using OSCAR compiler

Kanehagi, Y., Umeda, D., Hayashi, A., Kimura, K. & Kasahara, H., 2013 Aug 15, IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI. 6547921. (IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Parallelization with automatic parallelizing compiler generating consumer electronics multicore API

Miyamoto, T., Asaka, S., Mikami, H., Mase, M., Wada, Y., Nakano, H., Kimura, K. & Kasahara, H., 2008 Dec 1, Proceedings of the 2008 International Symposium on Parallel and Distributed Processing with Applications, ISPA 2008. p. 600-607 8 p. 4725200. (Proceedings of the 2008 International Symposium on Parallel and Distributed Processing with Applications, ISPA 2008).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Parallelizing compiler framework and API for power reduction and software productivity of real-time heterogeneous multicores

Hayashi, A., Wada, Y., Watanabe, T., Sekiguchi, T., Mase, M., Shirako, J., Kimura, K. & Kasahara, H., 2011 Mar 18, Languages and Compilers for Parallel Computing - 23rd International Workshop, LCPC 2010, Revised Selected Papers. p. 184-198 15 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 6548 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

9 Citations (Scopus)

Parallel processing using data localization for MPEG2 encoding on OSCAR chip multiprocessor

Kodaka, T., Nakano, H., Kimura, K. & Kasahara, H., 2004 Dec 1, p. 119-127. 9 p.

Research output: Contribution to conferencePaper

1 Citation (Scopus)

Performance evaluation of compiler controlled power saving scheme

Shirako, J., Yoshida, M., Oshiyama, N., Wada, Y., Nakano, H., Shikano, H., Kimura, K. & Kasahara, H., 2008 Feb 1, High-Performance Computing - 6th International Symposium, ISHPC 2005 and First International Workshop on Advanced Low Power Systems, ALPS 2006, Revised Selected Papers. p. 480-493 14 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 4759 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Performance Evaluation on NVMM Emulator Employing Fine-Grain Delay Injection

Omori, Y. & Kimura, K., 2019 Aug, Proceedings - 2019 IEEE Non-Volatile Memory Systems and Applications Symposium, NVMSA 2019. Institute of Electrical and Electronics Engineers Inc., 8863522. (Proceedings - 2019 IEEE Non-Volatile Memory Systems and Applications Symposium, NVMSA 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Performance of OSCAR multigrain parallelizing compiler on SMP servers

Ishizaka, K., Miyamoto, T., Shirako, J., Obata, M., Kimura, K. & Kasahara, H., 2005 Oct 19, In : LECTURE NOTES IN COMPUTER SCIENCE. 3602, p. 319-331 13 p.

Research output: Contribution to journalConference article

5 Citations (Scopus)

Power-aware compiler controllable chip multiprocessor

Shikano, H., Shirako, J., Wada, Y., Kimura, K. & Kasahara, H., 2008 Apr, In : IEICE Transactions on Electronics. E91-C, 4, p. 432-439 8 p.

Research output: Contribution to journalArticle

1 Citation (Scopus)

Power-aware compiler controllable chip multiprocessor

Shikano, H., Shirako, J., Wada, Y., Kimura, K. & Kasahara, H., 2007 Dec 1, 16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007. 1 p. 4336255. (Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Power Reduction Controll for Multicores in OSCAR Multigrain Parallelizing Compiler

Shirako, J., Kimura, K. & Kasahara, H., 2008 Dec 1, 2008 International SoC Design Conference, ISOCC 2008. p. I50-I55 4815571. (2008 International SoC Design Conference, ISOCC 2008; vol. 1).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Reconciling application power control and operating systems for optimal power and performance

Hillenbrand, D., Furuyama, Y., Hayashi, A., Mikami, H., Kimura, K. & Kasahara, H., 2013 Sep 16, 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, ReCoSoC 2013. 6581539. (2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, ReCoSoC 2013).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Reducing parallelizing compilation time by removing redundant analysis

Han, J. X., Fujino, R., Tamura, R., Shimaoka, M., Mikami, H., Takamura, M., Kamiya, S., Suzuki, K., Miyajima, T., Kimura, K. & Kasahara, H., 2016 Oct 21, SEPS 2016 - Proceedings of the 3rd International Workshop on Software Engineering for Parallel Systems, co-located with SPLASH 2016. Association for Computing Machinery, Inc, p. 1-9 9 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Software-cooperative power-efficient heterogeneous multi-core for media processing

Shikano, H., Ito, M., Uchiyama, K., Odaka, T., Hayashi, A., Masuura, T., Mase, M., Shirako, J., Wada, Y., Kimura, K. & Kasahara, H., 2008 Aug 21, 2008 Asia and South Pacific Design Automation Conference, ASP-DAC. p. 736-741 6 p. 4484049. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)