If you made any changes in Pure these will be visible here soon.

Fingerprint Fingerprint is based on mining the text of the person's scientific documents to create an index of weighted terms, which defines the key subjects of each individual researcher.

  • 5 Similar Profiles
Hardware Engineering & Materials Science
Networks (circuits) Engineering & Materials Science
Cryptography Engineering & Materials Science
High-level Synthesis Mathematics
Field programmable gate arrays (FPGA) Engineering & Materials Science
Clocks Engineering & Materials Science
Data storage equipment Engineering & Materials Science
Scheduling Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output 1998 2019

  • 671 Citations
  • 14 h-Index
  • 116 Conference contribution
  • 92 Article
  • 4 Chapter
  • 1 Letter

Personalized Landmark Recommendation for Language-Specific Users by Open Data Mining

Bao, S., Yanagisawa, M. & Togawa, N., 2019 Jan 1, Studies in Computational Intelligence. Springer-Verlag, p. 107-121 15 p. (Studies in Computational Intelligence; vol. 791).

Research output: Chapter in Book/Report/Conference proceedingChapter

Data mining
Websites

A hardware-Trojan classification method utilizing boundary net structures

Hasegawa, K., Yanagisawa, M. & Togawa, N., 2018 Mar 26, 2018 IEEE International Conference on Consumer Electronics, ICCE 2018. Institute of Electrical and Electronics Engineers Inc., Vol. 2018-January. p. 1-4 4 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hardware
Learning systems
Hardware security

A loop structure optimization targeting high-level synthesis of fast number theoretic transform

Kawamura, K., Yanagisawa, M. & Togawa, N., 2018 May 9, 2018 19th International Symposium on Quality Electronic Design, ISQED 2018. IEEE Computer Society, Vol. 2018-March. p. 106-111 6 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Field programmable gate arrays (FPGA)
Cryptography
Program processors
Hardware
High level synthesis

A low cost and high speed CSD-based symmetric transpose block FIR implementation

Ye, J., Shi, Y., Togawa, N. & Yanagisawa, M., 2018 Jan 8, Proceedings - 2017 IEEE 12th International Conference on ASIC, ASICON 2017. IEEE Computer Society, Vol. 2017-October. p. 311-314 4 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Costs
Reusability
Digital signal processing
Energy utilization
Processing
Soft Error
Trigger
Power Consumption
Electric power utilization
Double Sampling