Shu Tanaka

主任研究員(研究院准教授)

  • 343 Citations
  • 11 h-Index
20052019

Research output per year

If you made any changes in Pure these will be visible here soon.

Fingerprint Dive into the research topics where Shu Tanaka is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output

  • 343 Citations
  • 11 h-Index
  • 33 Article
  • 5 Conference contribution
  • 1 Chapter
  • 1 Review article

A fully-connected ising model embedding method and its evaluation for CMOS annealing machines

Oku, D., Terada, K., Hayashi, M., Yamaoka, M., Tanaka, S. & Togawa, N., 2019 Jan 1, In : IEICE Transactions on Information and Systems. E102D, 9, p. 1696-1706 11 p.

Research output: Contribution to journalArticle

Open Access
  • Application of Ising machines and a software development for Ising machines

    Tanahashi, K., Takayanagi, S., Motohashi, T. & Tanaka, S., 2019 Jan 1, In : journal of the physical society of japan. 88, 6, 061010.

    Research output: Contribution to journalReview article

    Open Access
  • 2 Citations (Scopus)

    Efficient Ising Model Mapping to Solving Slot Placement Problem

    Kanamaru, S., Oku, D., Tawada, M., Tanaka, S., Hayashi, M., Yamaoka, M., Yanagisawa, M. & Togawa, N., 2019 Mar 6, 2019 IEEE International Conference on Consumer Electronics, ICCE 2019. Institute of Electrical and Electronics Engineers Inc., 8661947. (2019 IEEE International Conference on Consumer Electronics, ICCE 2019).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • 2 Citations (Scopus)

    Quantum phase transition in fully connected quantum Wajnflasz–Pick model

    Seki, Y., Tanaka, S. & Kawabata, S., 2019 Jan 1, In : journal of the physical society of japan. 88, 5, 054006.

    Research output: Contribution to journalArticle

  • 1 Citation (Scopus)

    An Ising model mapping to solve rectangle packing problem

    Terada, K., Oku, D., Kanamaru, S., Tanaka, S., Hayashi, M., Yamaoka, M., Yanagisawa, M. & Togawa, N., 2018 Jun 5, 2018 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2018. Institute of Electrical and Electronics Engineers Inc., p. 1-4 4 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • 5 Citations (Scopus)