0.18-μm 256-Mb DDR-SDRAM with low-cost post-mold tuning method for DLL replica

Shigehiro Kuge, Tetsuo Kato, Kiyohiro Furutani, Shigeru Kikuda, Katsuyoshi Mitsui, Takeshi Hamamoto, Jun Setogawa, Kei Hamade, Yuichiro Komiya, Satoshi Kawasaki, Takashi Kono, Teruhiko Amano, Takashi Kubo, Masaru Haraguchi, Yoshito Nakaoka, Mihoko Akiyama, Yasuhiro Konishi, Hideyuki Ozaki, Tsutomu Yoshihara

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

A 200-MHz double-data-rate synchronous-DRAM (DDR-SDRAM) was developed. The chip contains a delay-locked loop (DLL) which performs over a wide range of operating conditions. Post-mold-tuning allows precise replica programming. A 200-MHz intra-chip data bus is suitable for DDR operation.

Original languageEnglish
Pages (from-to)1680-1689
Number of pages10
JournalIEEE Journal of Solid-State Circuits
Volume35
Issue number11
DOIs
Publication statusPublished - 2000 Nov
Externally publishedYes

Fingerprint

Dynamic random access storage
Tuning
Costs

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kuge, S., Kato, T., Furutani, K., Kikuda, S., Mitsui, K., Hamamoto, T., ... Yoshihara, T. (2000). 0.18-μm 256-Mb DDR-SDRAM with low-cost post-mold tuning method for DLL replica. IEEE Journal of Solid-State Circuits, 35(11), 1680-1689. https://doi.org/10.1109/4.881215

0.18-μm 256-Mb DDR-SDRAM with low-cost post-mold tuning method for DLL replica. / Kuge, Shigehiro; Kato, Tetsuo; Furutani, Kiyohiro; Kikuda, Shigeru; Mitsui, Katsuyoshi; Hamamoto, Takeshi; Setogawa, Jun; Hamade, Kei; Komiya, Yuichiro; Kawasaki, Satoshi; Kono, Takashi; Amano, Teruhiko; Kubo, Takashi; Haraguchi, Masaru; Nakaoka, Yoshito; Akiyama, Mihoko; Konishi, Yasuhiro; Ozaki, Hideyuki; Yoshihara, Tsutomu.

In: IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, 11.2000, p. 1680-1689.

Research output: Contribution to journalArticle

Kuge, S, Kato, T, Furutani, K, Kikuda, S, Mitsui, K, Hamamoto, T, Setogawa, J, Hamade, K, Komiya, Y, Kawasaki, S, Kono, T, Amano, T, Kubo, T, Haraguchi, M, Nakaoka, Y, Akiyama, M, Konishi, Y, Ozaki, H & Yoshihara, T 2000, '0.18-μm 256-Mb DDR-SDRAM with low-cost post-mold tuning method for DLL replica', IEEE Journal of Solid-State Circuits, vol. 35, no. 11, pp. 1680-1689. https://doi.org/10.1109/4.881215
Kuge, Shigehiro ; Kato, Tetsuo ; Furutani, Kiyohiro ; Kikuda, Shigeru ; Mitsui, Katsuyoshi ; Hamamoto, Takeshi ; Setogawa, Jun ; Hamade, Kei ; Komiya, Yuichiro ; Kawasaki, Satoshi ; Kono, Takashi ; Amano, Teruhiko ; Kubo, Takashi ; Haraguchi, Masaru ; Nakaoka, Yoshito ; Akiyama, Mihoko ; Konishi, Yasuhiro ; Ozaki, Hideyuki ; Yoshihara, Tsutomu. / 0.18-μm 256-Mb DDR-SDRAM with low-cost post-mold tuning method for DLL replica. In: IEEE Journal of Solid-State Circuits. 2000 ; Vol. 35, No. 11. pp. 1680-1689.
@article{c43b741660b543e4b3d98ade66cfab7d,
title = "0.18-μm 256-Mb DDR-SDRAM with low-cost post-mold tuning method for DLL replica",
abstract = "A 200-MHz double-data-rate synchronous-DRAM (DDR-SDRAM) was developed. The chip contains a delay-locked loop (DLL) which performs over a wide range of operating conditions. Post-mold-tuning allows precise replica programming. A 200-MHz intra-chip data bus is suitable for DDR operation.",
author = "Shigehiro Kuge and Tetsuo Kato and Kiyohiro Furutani and Shigeru Kikuda and Katsuyoshi Mitsui and Takeshi Hamamoto and Jun Setogawa and Kei Hamade and Yuichiro Komiya and Satoshi Kawasaki and Takashi Kono and Teruhiko Amano and Takashi Kubo and Masaru Haraguchi and Yoshito Nakaoka and Mihoko Akiyama and Yasuhiro Konishi and Hideyuki Ozaki and Tsutomu Yoshihara",
year = "2000",
month = "11",
doi = "10.1109/4.881215",
language = "English",
volume = "35",
pages = "1680--1689",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - 0.18-μm 256-Mb DDR-SDRAM with low-cost post-mold tuning method for DLL replica

AU - Kuge, Shigehiro

AU - Kato, Tetsuo

AU - Furutani, Kiyohiro

AU - Kikuda, Shigeru

AU - Mitsui, Katsuyoshi

AU - Hamamoto, Takeshi

AU - Setogawa, Jun

AU - Hamade, Kei

AU - Komiya, Yuichiro

AU - Kawasaki, Satoshi

AU - Kono, Takashi

AU - Amano, Teruhiko

AU - Kubo, Takashi

AU - Haraguchi, Masaru

AU - Nakaoka, Yoshito

AU - Akiyama, Mihoko

AU - Konishi, Yasuhiro

AU - Ozaki, Hideyuki

AU - Yoshihara, Tsutomu

PY - 2000/11

Y1 - 2000/11

N2 - A 200-MHz double-data-rate synchronous-DRAM (DDR-SDRAM) was developed. The chip contains a delay-locked loop (DLL) which performs over a wide range of operating conditions. Post-mold-tuning allows precise replica programming. A 200-MHz intra-chip data bus is suitable for DDR operation.

AB - A 200-MHz double-data-rate synchronous-DRAM (DDR-SDRAM) was developed. The chip contains a delay-locked loop (DLL) which performs over a wide range of operating conditions. Post-mold-tuning allows precise replica programming. A 200-MHz intra-chip data bus is suitable for DDR operation.

UR - http://www.scopus.com/inward/record.url?scp=0034314917&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034314917&partnerID=8YFLogxK

U2 - 10.1109/4.881215

DO - 10.1109/4.881215

M3 - Article

VL - 35

SP - 1680

EP - 1689

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 11

ER -