1.2 W 2.16 GOPS/720 MFLOPS embedded superscalar microprocessor for multimedia applications

H. Kubosawa, H. Takahashi, S. Ando, Y. Asada, A. Asato, A. Suga, M. Kimura, N. Higaki, H. Miyake, T. Sato, H. Anbutsu, T. Tsuda, T. Yoshimura, I. Amano, M. Kai, S. Mitarai

    Research output: Contribution to journalArticle

    4 Citations (Scopus)

    Abstract

    A microprocessor with single instruction multiple data (SIMD) stream architecture and as many as 170 media instructions for multimedia embedded systems meet all requirements of embedded systems. The chip employs a two-way superscalar, five stage pipeline, in-order execution design. The chip achieves 2.16 GOPS, satisfying the performance requirement for motion picture experts group (MPEG2) decoding. The floating point multiplier (FMUL) and floating point adder (FADD) execute two 32 b floating point multiply-add operations every clock cycle. This achieves 720 MFLOPS, which satisfies the requirement for 3D computer graphics image processing.

    Original languageEnglish
    Pages (from-to)290-291
    Number of pages2
    JournalUnknown Journal
    Publication statusPublished - 1998

    Fingerprint

    multimedia
    microprocessors
    Embedded systems
    floating
    Microprocessor chips
    Motion pictures
    requirements
    Adders
    education
    Computer graphics
    chips
    Decoding
    motion pictures
    Clocks
    computer graphics
    Image processing
    Pipelines
    multipliers
    decoding
    clocks

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Electrical and Electronic Engineering

    Cite this

    Kubosawa, H., Takahashi, H., Ando, S., Asada, Y., Asato, A., Suga, A., ... Mitarai, S. (1998). 1.2 W 2.16 GOPS/720 MFLOPS embedded superscalar microprocessor for multimedia applications. Unknown Journal, 290-291.

    1.2 W 2.16 GOPS/720 MFLOPS embedded superscalar microprocessor for multimedia applications. / Kubosawa, H.; Takahashi, H.; Ando, S.; Asada, Y.; Asato, A.; Suga, A.; Kimura, M.; Higaki, N.; Miyake, H.; Sato, T.; Anbutsu, H.; Tsuda, T.; Yoshimura, T.; Amano, I.; Kai, M.; Mitarai, S.

    In: Unknown Journal, 1998, p. 290-291.

    Research output: Contribution to journalArticle

    Kubosawa, H, Takahashi, H, Ando, S, Asada, Y, Asato, A, Suga, A, Kimura, M, Higaki, N, Miyake, H, Sato, T, Anbutsu, H, Tsuda, T, Yoshimura, T, Amano, I, Kai, M & Mitarai, S 1998, '1.2 W 2.16 GOPS/720 MFLOPS embedded superscalar microprocessor for multimedia applications', Unknown Journal, pp. 290-291.
    Kubosawa H, Takahashi H, Ando S, Asada Y, Asato A, Suga A et al. 1.2 W 2.16 GOPS/720 MFLOPS embedded superscalar microprocessor for multimedia applications. Unknown Journal. 1998;290-291.
    Kubosawa, H. ; Takahashi, H. ; Ando, S. ; Asada, Y. ; Asato, A. ; Suga, A. ; Kimura, M. ; Higaki, N. ; Miyake, H. ; Sato, T. ; Anbutsu, H. ; Tsuda, T. ; Yoshimura, T. ; Amano, I. ; Kai, M. ; Mitarai, S. / 1.2 W 2.16 GOPS/720 MFLOPS embedded superscalar microprocessor for multimedia applications. In: Unknown Journal. 1998 ; pp. 290-291.
    @article{a009bb5d36154dfcb06b86bea8aed7be,
    title = "1.2 W 2.16 GOPS/720 MFLOPS embedded superscalar microprocessor for multimedia applications",
    abstract = "A microprocessor with single instruction multiple data (SIMD) stream architecture and as many as 170 media instructions for multimedia embedded systems meet all requirements of embedded systems. The chip employs a two-way superscalar, five stage pipeline, in-order execution design. The chip achieves 2.16 GOPS, satisfying the performance requirement for motion picture experts group (MPEG2) decoding. The floating point multiplier (FMUL) and floating point adder (FADD) execute two 32 b floating point multiply-add operations every clock cycle. This achieves 720 MFLOPS, which satisfies the requirement for 3D computer graphics image processing.",
    author = "H. Kubosawa and H. Takahashi and S. Ando and Y. Asada and A. Asato and A. Suga and M. Kimura and N. Higaki and H. Miyake and T. Sato and H. Anbutsu and T. Tsuda and T. Yoshimura and I. Amano and M. Kai and S. Mitarai",
    year = "1998",
    language = "English",
    pages = "290--291",
    journal = "Nuclear Physics A",
    issn = "0375-9474",
    publisher = "Elsevier",

    }

    TY - JOUR

    T1 - 1.2 W 2.16 GOPS/720 MFLOPS embedded superscalar microprocessor for multimedia applications

    AU - Kubosawa, H.

    AU - Takahashi, H.

    AU - Ando, S.

    AU - Asada, Y.

    AU - Asato, A.

    AU - Suga, A.

    AU - Kimura, M.

    AU - Higaki, N.

    AU - Miyake, H.

    AU - Sato, T.

    AU - Anbutsu, H.

    AU - Tsuda, T.

    AU - Yoshimura, T.

    AU - Amano, I.

    AU - Kai, M.

    AU - Mitarai, S.

    PY - 1998

    Y1 - 1998

    N2 - A microprocessor with single instruction multiple data (SIMD) stream architecture and as many as 170 media instructions for multimedia embedded systems meet all requirements of embedded systems. The chip employs a two-way superscalar, five stage pipeline, in-order execution design. The chip achieves 2.16 GOPS, satisfying the performance requirement for motion picture experts group (MPEG2) decoding. The floating point multiplier (FMUL) and floating point adder (FADD) execute two 32 b floating point multiply-add operations every clock cycle. This achieves 720 MFLOPS, which satisfies the requirement for 3D computer graphics image processing.

    AB - A microprocessor with single instruction multiple data (SIMD) stream architecture and as many as 170 media instructions for multimedia embedded systems meet all requirements of embedded systems. The chip employs a two-way superscalar, five stage pipeline, in-order execution design. The chip achieves 2.16 GOPS, satisfying the performance requirement for motion picture experts group (MPEG2) decoding. The floating point multiplier (FMUL) and floating point adder (FADD) execute two 32 b floating point multiply-add operations every clock cycle. This achieves 720 MFLOPS, which satisfies the requirement for 3D computer graphics image processing.

    UR - http://www.scopus.com/inward/record.url?scp=0031706874&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=0031706874&partnerID=8YFLogxK

    M3 - Article

    AN - SCOPUS:0031706874

    SP - 290

    EP - 291

    JO - Nuclear Physics A

    JF - Nuclear Physics A

    SN - 0375-9474

    ER -