13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with Parity-based Error Prediction and Detection (PEPD) and fully integrated digital LDO

Koji Hirairi, Yasuyuki Okuma, Hiroshi Fuketa, Tadashi Yasufuku, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

32 Citations (Scopus)

Abstract

Scaling power supply voltages (V DD's) of logic circuits down to the sub/near-threshold region is a promising approach to achieve significant power reductions. Circuit delays in the ultra-low voltage region, however, are extremely sensitive to process, voltage, and temperature (PVT) variations, and hence, large timing margins are required for worst-case design. Since such large timing margins reduce the energy efficiency benefits of lower V DD, adaptive V DD control to cope with PVT variations is indispensable for ultra-low voltage circuits. In this paper, an adaptive V DD control system with parity-based error prediction and detection (PEPD) and 0.5-V input fully-integrated digital LDO (DLDO) is proposed.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Pages486-487
Number of pages2
Volume55
DOIs
Publication statusPublished - 2012
Externally publishedYes
Event59th International Solid-State Circuits Conference, ISSCC 2012 - San Francisco, CA, United States
Duration: 2012 Feb 19 → 2012 Feb 23

Other

Other59th International Solid-State Circuits Conference, ISSCC 2012
CountryUnited States
CitySan Francisco, CA
Period12/2/19 → 12/2/23

Fingerprint

Voltage control
Electric potential
Delay circuits
Logic circuits
Energy efficiency
Control systems
Temperature
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Hirairi, K., Okuma, Y., Fuketa, H., Yasufuku, T., Takamiya, M., Nomura, M., ... Sakurai, T. (2012). 13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with Parity-based Error Prediction and Detection (PEPD) and fully integrated digital LDO. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference (Vol. 55, pp. 486-487). [6177102] https://doi.org/10.1109/ISSCC.2012.6177102

13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with Parity-based Error Prediction and Detection (PEPD) and fully integrated digital LDO. / Hirairi, Koji; Okuma, Yasuyuki; Fuketa, Hiroshi; Yasufuku, Tadashi; Takamiya, Makoto; Nomura, Masahiro; Shinohara, Hirofumi; Sakurai, Takayasu.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 55 2012. p. 486-487 6177102.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Hirairi, K, Okuma, Y, Fuketa, H, Yasufuku, T, Takamiya, M, Nomura, M, Shinohara, H & Sakurai, T 2012, 13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with Parity-based Error Prediction and Detection (PEPD) and fully integrated digital LDO. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference. vol. 55, 6177102, pp. 486-487, 59th International Solid-State Circuits Conference, ISSCC 2012, San Francisco, CA, United States, 12/2/19. https://doi.org/10.1109/ISSCC.2012.6177102
Hirairi K, Okuma Y, Fuketa H, Yasufuku T, Takamiya M, Nomura M et al. 13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with Parity-based Error Prediction and Detection (PEPD) and fully integrated digital LDO. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 55. 2012. p. 486-487. 6177102 https://doi.org/10.1109/ISSCC.2012.6177102
Hirairi, Koji ; Okuma, Yasuyuki ; Fuketa, Hiroshi ; Yasufuku, Tadashi ; Takamiya, Makoto ; Nomura, Masahiro ; Shinohara, Hirofumi ; Sakurai, Takayasu. / 13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with Parity-based Error Prediction and Detection (PEPD) and fully integrated digital LDO. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 55 2012. pp. 486-487
@inproceedings{6a7bff01b40d437b95acab98c900c2dd,
title = "13{\%} Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with Parity-based Error Prediction and Detection (PEPD) and fully integrated digital LDO",
abstract = "Scaling power supply voltages (V DD's) of logic circuits down to the sub/near-threshold region is a promising approach to achieve significant power reductions. Circuit delays in the ultra-low voltage region, however, are extremely sensitive to process, voltage, and temperature (PVT) variations, and hence, large timing margins are required for worst-case design. Since such large timing margins reduce the energy efficiency benefits of lower V DD, adaptive V DD control to cope with PVT variations is indispensable for ultra-low voltage circuits. In this paper, an adaptive V DD control system with parity-based error prediction and detection (PEPD) and 0.5-V input fully-integrated digital LDO (DLDO) is proposed.",
author = "Koji Hirairi and Yasuyuki Okuma and Hiroshi Fuketa and Tadashi Yasufuku and Makoto Takamiya and Masahiro Nomura and Hirofumi Shinohara and Takayasu Sakurai",
year = "2012",
doi = "10.1109/ISSCC.2012.6177102",
language = "English",
isbn = "9781467303736",
volume = "55",
pages = "486--487",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

}

TY - GEN

T1 - 13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with Parity-based Error Prediction and Detection (PEPD) and fully integrated digital LDO

AU - Hirairi, Koji

AU - Okuma, Yasuyuki

AU - Fuketa, Hiroshi

AU - Yasufuku, Tadashi

AU - Takamiya, Makoto

AU - Nomura, Masahiro

AU - Shinohara, Hirofumi

AU - Sakurai, Takayasu

PY - 2012

Y1 - 2012

N2 - Scaling power supply voltages (V DD's) of logic circuits down to the sub/near-threshold region is a promising approach to achieve significant power reductions. Circuit delays in the ultra-low voltage region, however, are extremely sensitive to process, voltage, and temperature (PVT) variations, and hence, large timing margins are required for worst-case design. Since such large timing margins reduce the energy efficiency benefits of lower V DD, adaptive V DD control to cope with PVT variations is indispensable for ultra-low voltage circuits. In this paper, an adaptive V DD control system with parity-based error prediction and detection (PEPD) and 0.5-V input fully-integrated digital LDO (DLDO) is proposed.

AB - Scaling power supply voltages (V DD's) of logic circuits down to the sub/near-threshold region is a promising approach to achieve significant power reductions. Circuit delays in the ultra-low voltage region, however, are extremely sensitive to process, voltage, and temperature (PVT) variations, and hence, large timing margins are required for worst-case design. Since such large timing margins reduce the energy efficiency benefits of lower V DD, adaptive V DD control to cope with PVT variations is indispensable for ultra-low voltage circuits. In this paper, an adaptive V DD control system with parity-based error prediction and detection (PEPD) and 0.5-V input fully-integrated digital LDO (DLDO) is proposed.

UR - http://www.scopus.com/inward/record.url?scp=84860653751&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84860653751&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2012.6177102

DO - 10.1109/ISSCC.2012.6177102

M3 - Conference contribution

SN - 9781467303736

VL - 55

SP - 486

EP - 487

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

ER -

Access to Document