130-mm 2 , 256-Mbit NAND flash with shallow trench isolation technology

Kenichi Imamiya, Yoshihisa Sugiura, Hiroshi Nakamura, Toshihiko Himeno, Ken Takeuchi, Tamio Ikehashi, Kazushige Kanda, Koji Hosono, Riichiro Shirota, Seiichi Aritome, Kazuhiro Shimizu, Kazuo Hatakeyama, Koji Sakui

Research output: Contribution to journalArticle

18 Citations (Scopus)

Abstract

A 256-Mbit flash memory has been developed using a NAND cell structure with a shallow trench isolation (STI) process. A tight bit-line pitch of 0.55 μm is achieved with 0.25-μm STI. The memory cell is shrunk to 0.29 μm 2 , which realizes a 130-mm 2 , 256-Mbit flash memory. Peripheral transistors are scaled with memory cells in order to reduce fabrication process steps. A voltage down converter, which generates 2.5-V constant internal power source, is applied to protect the scaled transistors. An improved bit-line clamp sensing scheme achieves 3.8-μs first access time in spite of long and tight pitch bit-line. A 1-kbyte page mode with 35-ns serial data out realizes 25-Mbyte/s read throughput. An incremental step pulse with a bit by bit verify scheme programs 1-k cells in 1-V Vt distribution within 200 μs. That realizes 4.4-Mbyte/s programming throughput.

Original languageEnglish
Pages (from-to)1536-1543
Number of pages8
JournalIEEE Journal of Solid-State Circuits
Volume34
Issue number11
DOIs
Publication statusPublished - 1999 Nov 1
Externally publishedYes

Fingerprint

Flash memory
Transistors
Throughput
Data storage equipment
Computer peripheral equipment
Clamping devices
Fabrication
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Imamiya, K., Sugiura, Y., Nakamura, H., Himeno, T., Takeuchi, K., Ikehashi, T., ... Sakui, K. (1999). 130-mm 2 , 256-Mbit NAND flash with shallow trench isolation technology IEEE Journal of Solid-State Circuits, 34(11), 1536-1543. https://doi.org/10.1109/4.799860

130-mm 2 , 256-Mbit NAND flash with shallow trench isolation technology . / Imamiya, Kenichi; Sugiura, Yoshihisa; Nakamura, Hiroshi; Himeno, Toshihiko; Takeuchi, Ken; Ikehashi, Tamio; Kanda, Kazushige; Hosono, Koji; Shirota, Riichiro; Aritome, Seiichi; Shimizu, Kazuhiro; Hatakeyama, Kazuo; Sakui, Koji.

In: IEEE Journal of Solid-State Circuits, Vol. 34, No. 11, 01.11.1999, p. 1536-1543.

Research output: Contribution to journalArticle

Imamiya, K, Sugiura, Y, Nakamura, H, Himeno, T, Takeuchi, K, Ikehashi, T, Kanda, K, Hosono, K, Shirota, R, Aritome, S, Shimizu, K, Hatakeyama, K & Sakui, K 1999, ' 130-mm 2 , 256-Mbit NAND flash with shallow trench isolation technology ', IEEE Journal of Solid-State Circuits, vol. 34, no. 11, pp. 1536-1543. https://doi.org/10.1109/4.799860
Imamiya K, Sugiura Y, Nakamura H, Himeno T, Takeuchi K, Ikehashi T et al. 130-mm 2 , 256-Mbit NAND flash with shallow trench isolation technology IEEE Journal of Solid-State Circuits. 1999 Nov 1;34(11):1536-1543. https://doi.org/10.1109/4.799860
Imamiya, Kenichi ; Sugiura, Yoshihisa ; Nakamura, Hiroshi ; Himeno, Toshihiko ; Takeuchi, Ken ; Ikehashi, Tamio ; Kanda, Kazushige ; Hosono, Koji ; Shirota, Riichiro ; Aritome, Seiichi ; Shimizu, Kazuhiro ; Hatakeyama, Kazuo ; Sakui, Koji. / 130-mm 2 , 256-Mbit NAND flash with shallow trench isolation technology In: IEEE Journal of Solid-State Circuits. 1999 ; Vol. 34, No. 11. pp. 1536-1543.
@article{1353aba02fc4491dba33eaf532836f0e,
title = "130-mm 2 , 256-Mbit NAND flash with shallow trench isolation technology",
abstract = "A 256-Mbit flash memory has been developed using a NAND cell structure with a shallow trench isolation (STI) process. A tight bit-line pitch of 0.55 μm is achieved with 0.25-μm STI. The memory cell is shrunk to 0.29 μm 2 , which realizes a 130-mm 2 , 256-Mbit flash memory. Peripheral transistors are scaled with memory cells in order to reduce fabrication process steps. A voltage down converter, which generates 2.5-V constant internal power source, is applied to protect the scaled transistors. An improved bit-line clamp sensing scheme achieves 3.8-μs first access time in spite of long and tight pitch bit-line. A 1-kbyte page mode with 35-ns serial data out realizes 25-Mbyte/s read throughput. An incremental step pulse with a bit by bit verify scheme programs 1-k cells in 1-V Vt distribution within 200 μs. That realizes 4.4-Mbyte/s programming throughput.",
author = "Kenichi Imamiya and Yoshihisa Sugiura and Hiroshi Nakamura and Toshihiko Himeno and Ken Takeuchi and Tamio Ikehashi and Kazushige Kanda and Koji Hosono and Riichiro Shirota and Seiichi Aritome and Kazuhiro Shimizu and Kazuo Hatakeyama and Koji Sakui",
year = "1999",
month = "11",
day = "1",
doi = "10.1109/4.799860",
language = "English",
volume = "34",
pages = "1536--1543",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - 130-mm 2 , 256-Mbit NAND flash with shallow trench isolation technology

AU - Imamiya, Kenichi

AU - Sugiura, Yoshihisa

AU - Nakamura, Hiroshi

AU - Himeno, Toshihiko

AU - Takeuchi, Ken

AU - Ikehashi, Tamio

AU - Kanda, Kazushige

AU - Hosono, Koji

AU - Shirota, Riichiro

AU - Aritome, Seiichi

AU - Shimizu, Kazuhiro

AU - Hatakeyama, Kazuo

AU - Sakui, Koji

PY - 1999/11/1

Y1 - 1999/11/1

N2 - A 256-Mbit flash memory has been developed using a NAND cell structure with a shallow trench isolation (STI) process. A tight bit-line pitch of 0.55 μm is achieved with 0.25-μm STI. The memory cell is shrunk to 0.29 μm 2 , which realizes a 130-mm 2 , 256-Mbit flash memory. Peripheral transistors are scaled with memory cells in order to reduce fabrication process steps. A voltage down converter, which generates 2.5-V constant internal power source, is applied to protect the scaled transistors. An improved bit-line clamp sensing scheme achieves 3.8-μs first access time in spite of long and tight pitch bit-line. A 1-kbyte page mode with 35-ns serial data out realizes 25-Mbyte/s read throughput. An incremental step pulse with a bit by bit verify scheme programs 1-k cells in 1-V Vt distribution within 200 μs. That realizes 4.4-Mbyte/s programming throughput.

AB - A 256-Mbit flash memory has been developed using a NAND cell structure with a shallow trench isolation (STI) process. A tight bit-line pitch of 0.55 μm is achieved with 0.25-μm STI. The memory cell is shrunk to 0.29 μm 2 , which realizes a 130-mm 2 , 256-Mbit flash memory. Peripheral transistors are scaled with memory cells in order to reduce fabrication process steps. A voltage down converter, which generates 2.5-V constant internal power source, is applied to protect the scaled transistors. An improved bit-line clamp sensing scheme achieves 3.8-μs first access time in spite of long and tight pitch bit-line. A 1-kbyte page mode with 35-ns serial data out realizes 25-Mbyte/s read throughput. An incremental step pulse with a bit by bit verify scheme programs 1-k cells in 1-V Vt distribution within 200 μs. That realizes 4.4-Mbyte/s programming throughput.

UR - http://www.scopus.com/inward/record.url?scp=0033222055&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033222055&partnerID=8YFLogxK

U2 - 10.1109/4.799860

DO - 10.1109/4.799860

M3 - Article

AN - SCOPUS:0033222055

VL - 34

SP - 1536

EP - 1543

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 11

ER -