135 GHz 98mW 10 Gbps CMOS Amplitude Shift Keying Transmitter and Receiver Chipset

Mizuki Motoyoshi, Naoko Ono, Kosuke Katayama, Kyoya Takano, Minoru Fujishima

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

An amplitude shift keying transmitter and receiver chipset with low power consumption using 40 nm CMOS technology for wireless communication systems is described, in which a maximum data rate of 10 Gbps and power consumption of 98.4mW are obtained with a carrier frequency of 135 GHz. A simple circuit and a modulation method to reduce power consumption are selected for the chipsets. To realize multigigabit wireless communication, the receiver is designed considering the group delay optimization. In the receiver design, the low-noise amplifier and detector are designed considering the total optimization of the gain and group delay in the millimeter-wave modulated signal region

Original languageEnglish
Pages (from-to)86-93
Number of pages8
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE97-A
Issue number1
DOIs
Publication statusPublished - 2014
Externally publishedYes

Fingerprint

Transmitter
Power Consumption
Group Delay
Transmitters
Electric power utilization
Receiver
Group delay
Wireless Communication
Low Noise Amplifier
Millimeter Wave
Optimization
Low noise amplifiers
Millimeter waves
Communication Systems
Communication systems
Modulation
Detector
Detectors
Networks (circuits)
Communication

Keywords

  • Ask transceiver
  • Cmos
  • D-band
  • High-speed
  • Shortmillimeter-wave
  • Wireless

ASJC Scopus subject areas

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

135 GHz 98mW 10 Gbps CMOS Amplitude Shift Keying Transmitter and Receiver Chipset. / Motoyoshi, Mizuki; Ono, Naoko; Katayama, Kosuke; Takano, Kyoya; Fujishima, Minoru.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E97-A, No. 1, 2014, p. 86-93.

Research output: Contribution to journalArticle

@article{347aa2b2c0c04b69b4a7f1ab81626080,
title = "135 GHz 98mW 10 Gbps CMOS Amplitude Shift Keying Transmitter and Receiver Chipset",
abstract = "An amplitude shift keying transmitter and receiver chipset with low power consumption using 40 nm CMOS technology for wireless communication systems is described, in which a maximum data rate of 10 Gbps and power consumption of 98.4mW are obtained with a carrier frequency of 135 GHz. A simple circuit and a modulation method to reduce power consumption are selected for the chipsets. To realize multigigabit wireless communication, the receiver is designed considering the group delay optimization. In the receiver design, the low-noise amplifier and detector are designed considering the total optimization of the gain and group delay in the millimeter-wave modulated signal region",
keywords = "Ask transceiver, Cmos, D-band, High-speed, Shortmillimeter-wave, Wireless",
author = "Mizuki Motoyoshi and Naoko Ono and Kosuke Katayama and Kyoya Takano and Minoru Fujishima",
year = "2014",
doi = "10.1587/transfun.E97.A.86",
language = "English",
volume = "E97-A",
pages = "86--93",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "1",

}

TY - JOUR

T1 - 135 GHz 98mW 10 Gbps CMOS Amplitude Shift Keying Transmitter and Receiver Chipset

AU - Motoyoshi, Mizuki

AU - Ono, Naoko

AU - Katayama, Kosuke

AU - Takano, Kyoya

AU - Fujishima, Minoru

PY - 2014

Y1 - 2014

N2 - An amplitude shift keying transmitter and receiver chipset with low power consumption using 40 nm CMOS technology for wireless communication systems is described, in which a maximum data rate of 10 Gbps and power consumption of 98.4mW are obtained with a carrier frequency of 135 GHz. A simple circuit and a modulation method to reduce power consumption are selected for the chipsets. To realize multigigabit wireless communication, the receiver is designed considering the group delay optimization. In the receiver design, the low-noise amplifier and detector are designed considering the total optimization of the gain and group delay in the millimeter-wave modulated signal region

AB - An amplitude shift keying transmitter and receiver chipset with low power consumption using 40 nm CMOS technology for wireless communication systems is described, in which a maximum data rate of 10 Gbps and power consumption of 98.4mW are obtained with a carrier frequency of 135 GHz. A simple circuit and a modulation method to reduce power consumption are selected for the chipsets. To realize multigigabit wireless communication, the receiver is designed considering the group delay optimization. In the receiver design, the low-noise amplifier and detector are designed considering the total optimization of the gain and group delay in the millimeter-wave modulated signal region

KW - Ask transceiver

KW - Cmos

KW - D-band

KW - High-speed

KW - Shortmillimeter-wave

KW - Wireless

UR - http://www.scopus.com/inward/record.url?scp=84891768996&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84891768996&partnerID=8YFLogxK

U2 - 10.1587/transfun.E97.A.86

DO - 10.1587/transfun.E97.A.86

M3 - Article

AN - SCOPUS:84891768996

VL - E97-A

SP - 86

EP - 93

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 1

ER -