17-bit oversampling D-to-A conversion technology using multistage noise shaping

Yasuyuki Matsuya, Kuniharu Uchimura, Atsushi Iwata, Takao Kaneko

Research output: Contribution to journalArticle

44 Citations (Scopus)

Abstract

A description is given of a highly stable, triple-integration two-stage noise-shaping technique and a precise differential pulse-width modulation (PWM) output method which permits greater accuracy in monolithic audio digital-to-analog (D-to-A) converters (DACs) without trimming. Based on these techniques and using 1.5-μm CMOS technology, a 17-bit 20-kHz-bandwidth DAC LSI chip with digital filters was developed. A signal-to-noise ratio (S/(N + THD)) of 101 dB and a total harmonic distortion (THD) of 0.0007% at full-scale input were obtained.

Original languageEnglish
Pages (from-to)969-975
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Volume24
Issue number4
DOIs
Publication statusPublished - 1989 Aug
Externally publishedYes

Fingerprint

Harmonic distortion
Digital to analog conversion
Trimming
Digital filters
Pulse width modulation
Signal to noise ratio
Bandwidth

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

17-bit oversampling D-to-A conversion technology using multistage noise shaping. / Matsuya, Yasuyuki; Uchimura, Kuniharu; Iwata, Atsushi; Kaneko, Takao.

In: IEEE Journal of Solid-State Circuits, Vol. 24, No. 4, 08.1989, p. 969-975.

Research output: Contribution to journalArticle

Matsuya, Yasuyuki ; Uchimura, Kuniharu ; Iwata, Atsushi ; Kaneko, Takao. / 17-bit oversampling D-to-A conversion technology using multistage noise shaping. In: IEEE Journal of Solid-State Circuits. 1989 ; Vol. 24, No. 4. pp. 969-975.
@article{f7c62634b8d54f449d3618fe2284a458,
title = "17-bit oversampling D-to-A conversion technology using multistage noise shaping",
abstract = "A description is given of a highly stable, triple-integration two-stage noise-shaping technique and a precise differential pulse-width modulation (PWM) output method which permits greater accuracy in monolithic audio digital-to-analog (D-to-A) converters (DACs) without trimming. Based on these techniques and using 1.5-μm CMOS technology, a 17-bit 20-kHz-bandwidth DAC LSI chip with digital filters was developed. A signal-to-noise ratio (S/(N + THD)) of 101 dB and a total harmonic distortion (THD) of 0.0007{\%} at full-scale input were obtained.",
author = "Yasuyuki Matsuya and Kuniharu Uchimura and Atsushi Iwata and Takao Kaneko",
year = "1989",
month = "8",
doi = "10.1109/4.34079",
language = "English",
volume = "24",
pages = "969--975",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - 17-bit oversampling D-to-A conversion technology using multistage noise shaping

AU - Matsuya, Yasuyuki

AU - Uchimura, Kuniharu

AU - Iwata, Atsushi

AU - Kaneko, Takao

PY - 1989/8

Y1 - 1989/8

N2 - A description is given of a highly stable, triple-integration two-stage noise-shaping technique and a precise differential pulse-width modulation (PWM) output method which permits greater accuracy in monolithic audio digital-to-analog (D-to-A) converters (DACs) without trimming. Based on these techniques and using 1.5-μm CMOS technology, a 17-bit 20-kHz-bandwidth DAC LSI chip with digital filters was developed. A signal-to-noise ratio (S/(N + THD)) of 101 dB and a total harmonic distortion (THD) of 0.0007% at full-scale input were obtained.

AB - A description is given of a highly stable, triple-integration two-stage noise-shaping technique and a precise differential pulse-width modulation (PWM) output method which permits greater accuracy in monolithic audio digital-to-analog (D-to-A) converters (DACs) without trimming. Based on these techniques and using 1.5-μm CMOS technology, a 17-bit 20-kHz-bandwidth DAC LSI chip with digital filters was developed. A signal-to-noise ratio (S/(N + THD)) of 101 dB and a total harmonic distortion (THD) of 0.0007% at full-scale input were obtained.

UR - http://www.scopus.com/inward/record.url?scp=0024716952&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024716952&partnerID=8YFLogxK

U2 - 10.1109/4.34079

DO - 10.1109/4.34079

M3 - Article

VL - 24

SP - 969

EP - 975

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

ER -