Abstract
We introduce a 288-310 GHz frequency multiplier fabricated with 40 nm CMOS technology. With 410.3 mW power consumption, this frequency multiplier has a conversion gain of 4.52 dB including that of its driver amplifier. The proposed system for input power/phase control of the power combiner enhances the output power of the frequency multiplier to 2.37 dBm at 300 GHz.
Original language | English |
---|---|
Title of host publication | 2017 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2017 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 28-30 |
Number of pages | 3 |
ISBN (Electronic) | 9781509040360 |
DOIs | |
Publication status | Published - 2017 Sep 20 |
Externally published | Yes |
Event | 2017 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2017 - Seoul, Korea, Republic of Duration: 2017 Aug 30 → 2017 Sep 1 |
Other
Other | 2017 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2017 |
---|---|
Country | Korea, Republic of |
City | Seoul |
Period | 17/8/30 → 17/9/1 |
Keywords
- Bias optimization
- Phase mismatch
- Power combiner
- Quad-ratrace
ASJC Scopus subject areas
- Computer Networks and Communications
- Electrical and Electronic Engineering
- Instrumentation