32-Gbit/s CMOS receivers in 300-GHz band

Shinsuke Hara, Kosuke Katayama, Kyoya Takano, Ruibing Dong, Issei Watanabe, Norihiko Sekine, Akifumi Kasamatsu, Takeshi Yoshida, Shuhei Amakawa, Minoru Fujishima

Research output: Contribution to journalArticle

Abstract

This paper presents low-noise amplifier (LNA)-less 300- GHz CMOS receivers that operate above the NMOS unity-power-gain frequency, fmax. The receivers consist of a down-conversion mixer with a doubler- or tripler-last multiplier chain that upconverts an LO1/n signal into 300 GHz. The conversion gain of the receiver with the doubler-last multiplier is -19.5 dB and its noise figure, 3-dB bandwidth, and power consumption are 27 dB, 27 GHz, and 0.65 W, respectively. The conversion gain of the receiver with the tripler-last multiplier is -18 dB and its noise figure, 3-dB bandwidth, and power consumption are 25.5 dB, 33 GHz, and 0.41 W, respectively. The receivers achieve a wireless data rate of 32 Gb/s with 16QAM. This shows the potential of the moderate- fmax CMOS technology for ultrahigh-speed THz wireless communications.

LanguageEnglish
Pages464-471
Number of pages8
JournalIEICE Transactions on Electronics
VolumeE101C
Issue number7
DOIs
Publication statusPublished - 2018 Jul 1
Externally publishedYes

Fingerprint

Noise figure
Electric power utilization
Bandwidth
Low noise amplifiers
Communication

Keywords

  • Amplifiers
  • CMOS integrated circuits
  • Frequency conversion mixers
  • Frequency multipliers
  • Quadrature amplitude modulation
  • Receiver
  • Terahertz

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Hara, S., Katayama, K., Takano, K., Dong, R., Watanabe, I., Sekine, N., ... Fujishima, M. (2018). 32-Gbit/s CMOS receivers in 300-GHz band. IEICE Transactions on Electronics, E101C(7), 464-471. https://doi.org/10.1587/transele.E101.C.464

32-Gbit/s CMOS receivers in 300-GHz band. / Hara, Shinsuke; Katayama, Kosuke; Takano, Kyoya; Dong, Ruibing; Watanabe, Issei; Sekine, Norihiko; Kasamatsu, Akifumi; Yoshida, Takeshi; Amakawa, Shuhei; Fujishima, Minoru.

In: IEICE Transactions on Electronics, Vol. E101C, No. 7, 01.07.2018, p. 464-471.

Research output: Contribution to journalArticle

Hara, S, Katayama, K, Takano, K, Dong, R, Watanabe, I, Sekine, N, Kasamatsu, A, Yoshida, T, Amakawa, S & Fujishima, M 2018, '32-Gbit/s CMOS receivers in 300-GHz band' IEICE Transactions on Electronics, vol. E101C, no. 7, pp. 464-471. https://doi.org/10.1587/transele.E101.C.464
Hara S, Katayama K, Takano K, Dong R, Watanabe I, Sekine N et al. 32-Gbit/s CMOS receivers in 300-GHz band. IEICE Transactions on Electronics. 2018 Jul 1;E101C(7):464-471. https://doi.org/10.1587/transele.E101.C.464
Hara, Shinsuke ; Katayama, Kosuke ; Takano, Kyoya ; Dong, Ruibing ; Watanabe, Issei ; Sekine, Norihiko ; Kasamatsu, Akifumi ; Yoshida, Takeshi ; Amakawa, Shuhei ; Fujishima, Minoru. / 32-Gbit/s CMOS receivers in 300-GHz band. In: IEICE Transactions on Electronics. 2018 ; Vol. E101C, No. 7. pp. 464-471.
@article{6eea3382c5694e75a717155b7c287a1f,
title = "32-Gbit/s CMOS receivers in 300-GHz band",
abstract = "This paper presents low-noise amplifier (LNA)-less 300- GHz CMOS receivers that operate above the NMOS unity-power-gain frequency, fmax. The receivers consist of a down-conversion mixer with a doubler- or tripler-last multiplier chain that upconverts an LO1/n signal into 300 GHz. The conversion gain of the receiver with the doubler-last multiplier is -19.5 dB and its noise figure, 3-dB bandwidth, and power consumption are 27 dB, 27 GHz, and 0.65 W, respectively. The conversion gain of the receiver with the tripler-last multiplier is -18 dB and its noise figure, 3-dB bandwidth, and power consumption are 25.5 dB, 33 GHz, and 0.41 W, respectively. The receivers achieve a wireless data rate of 32 Gb/s with 16QAM. This shows the potential of the moderate- fmax CMOS technology for ultrahigh-speed THz wireless communications.",
keywords = "Amplifiers, CMOS integrated circuits, Frequency conversion mixers, Frequency multipliers, Quadrature amplitude modulation, Receiver, Terahertz",
author = "Shinsuke Hara and Kosuke Katayama and Kyoya Takano and Ruibing Dong and Issei Watanabe and Norihiko Sekine and Akifumi Kasamatsu and Takeshi Yoshida and Shuhei Amakawa and Minoru Fujishima",
year = "2018",
month = "7",
day = "1",
doi = "10.1587/transele.E101.C.464",
language = "English",
volume = "E101C",
pages = "464--471",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "7",

}

TY - JOUR

T1 - 32-Gbit/s CMOS receivers in 300-GHz band

AU - Hara, Shinsuke

AU - Katayama, Kosuke

AU - Takano, Kyoya

AU - Dong, Ruibing

AU - Watanabe, Issei

AU - Sekine, Norihiko

AU - Kasamatsu, Akifumi

AU - Yoshida, Takeshi

AU - Amakawa, Shuhei

AU - Fujishima, Minoru

PY - 2018/7/1

Y1 - 2018/7/1

N2 - This paper presents low-noise amplifier (LNA)-less 300- GHz CMOS receivers that operate above the NMOS unity-power-gain frequency, fmax. The receivers consist of a down-conversion mixer with a doubler- or tripler-last multiplier chain that upconverts an LO1/n signal into 300 GHz. The conversion gain of the receiver with the doubler-last multiplier is -19.5 dB and its noise figure, 3-dB bandwidth, and power consumption are 27 dB, 27 GHz, and 0.65 W, respectively. The conversion gain of the receiver with the tripler-last multiplier is -18 dB and its noise figure, 3-dB bandwidth, and power consumption are 25.5 dB, 33 GHz, and 0.41 W, respectively. The receivers achieve a wireless data rate of 32 Gb/s with 16QAM. This shows the potential of the moderate- fmax CMOS technology for ultrahigh-speed THz wireless communications.

AB - This paper presents low-noise amplifier (LNA)-less 300- GHz CMOS receivers that operate above the NMOS unity-power-gain frequency, fmax. The receivers consist of a down-conversion mixer with a doubler- or tripler-last multiplier chain that upconverts an LO1/n signal into 300 GHz. The conversion gain of the receiver with the doubler-last multiplier is -19.5 dB and its noise figure, 3-dB bandwidth, and power consumption are 27 dB, 27 GHz, and 0.65 W, respectively. The conversion gain of the receiver with the tripler-last multiplier is -18 dB and its noise figure, 3-dB bandwidth, and power consumption are 25.5 dB, 33 GHz, and 0.41 W, respectively. The receivers achieve a wireless data rate of 32 Gb/s with 16QAM. This shows the potential of the moderate- fmax CMOS technology for ultrahigh-speed THz wireless communications.

KW - Amplifiers

KW - CMOS integrated circuits

KW - Frequency conversion mixers

KW - Frequency multipliers

KW - Quadrature amplitude modulation

KW - Receiver

KW - Terahertz

UR - http://www.scopus.com/inward/record.url?scp=85049394906&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85049394906&partnerID=8YFLogxK

U2 - 10.1587/transele.E101.C.464

DO - 10.1587/transele.E101.C.464

M3 - Article

VL - E101C

SP - 464

EP - 471

JO - IEICE Transactions on Electronics

T2 - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 7

ER -