3.3 V-only 16 Mb DINOR flash memory

Shin ichi Kobayashi, Masaaki Mihara, Yoshikazu Miyawaki, Motoharu Ishii, Tomoshi Futatsuya, Akira Hosogane, Atsushi Ohba, Yasushi Terada, Natsuo Ajika, Yuichi Kunori, Kojiro Yuzuriha, Masahiro Hatanaka, Hirokazu Miyoshi, Tsutomu Yoshihara, Yuji Uji

Research output: Chapter in Book/Report/Conference proceedingConference contribution

25 Citations (Scopus)

Abstract

A 3.3 V-only 16 Mb DINOR flash memory is described. The flash memory has 47 ns random access time and 1 MB programmable throughput. Power consumption in program operation is 60 m W. The memory is fabricated using a 0.5 micrometer design rule, double-layer aluminum, triple-layer polysilicon, triple-well CMOS. The effective memory cell is 1.4×1.35 μm 2. 256 B page buffer, optimized source/drain memory cell structure and efficient charge pump result in high speed, low power consumption, and low cost.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
PublisherIEEE
Volume38
Publication statusPublished - 1995 Feb
Externally publishedYes
EventProceedings of the 1995 IEEE International Solid-State Circuits Conference - San Francisco, CA, USA
Duration: 1995 Feb 151995 Feb 17

Other

OtherProceedings of the 1995 IEEE International Solid-State Circuits Conference
CitySan Francisco, CA, USA
Period95/2/1595/2/17

Fingerprint

Flash memory
Data storage equipment
Electric power utilization
Polysilicon
Throughput
Pumps
Aluminum
Costs

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kobayashi, S. I., Mihara, M., Miyawaki, Y., Ishii, M., Futatsuya, T., Hosogane, A., ... Uji, Y. (1995). 3.3 V-only 16 Mb DINOR flash memory. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference (Vol. 38). IEEE.

3.3 V-only 16 Mb DINOR flash memory. / Kobayashi, Shin ichi; Mihara, Masaaki; Miyawaki, Yoshikazu; Ishii, Motoharu; Futatsuya, Tomoshi; Hosogane, Akira; Ohba, Atsushi; Terada, Yasushi; Ajika, Natsuo; Kunori, Yuichi; Yuzuriha, Kojiro; Hatanaka, Masahiro; Miyoshi, Hirokazu; Yoshihara, Tsutomu; Uji, Yuji.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 38 IEEE, 1995.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kobayashi, SI, Mihara, M, Miyawaki, Y, Ishii, M, Futatsuya, T, Hosogane, A, Ohba, A, Terada, Y, Ajika, N, Kunori, Y, Yuzuriha, K, Hatanaka, M, Miyoshi, H, Yoshihara, T & Uji, Y 1995, 3.3 V-only 16 Mb DINOR flash memory. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference. vol. 38, IEEE, Proceedings of the 1995 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 95/2/15.
Kobayashi SI, Mihara M, Miyawaki Y, Ishii M, Futatsuya T, Hosogane A et al. 3.3 V-only 16 Mb DINOR flash memory. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 38. IEEE. 1995
Kobayashi, Shin ichi ; Mihara, Masaaki ; Miyawaki, Yoshikazu ; Ishii, Motoharu ; Futatsuya, Tomoshi ; Hosogane, Akira ; Ohba, Atsushi ; Terada, Yasushi ; Ajika, Natsuo ; Kunori, Yuichi ; Yuzuriha, Kojiro ; Hatanaka, Masahiro ; Miyoshi, Hirokazu ; Yoshihara, Tsutomu ; Uji, Yuji. / 3.3 V-only 16 Mb DINOR flash memory. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 38 IEEE, 1995.
@inproceedings{d2d74a7cc0644f6ba44b0a1fe83ba2b7,
title = "3.3 V-only 16 Mb DINOR flash memory",
abstract = "A 3.3 V-only 16 Mb DINOR flash memory is described. The flash memory has 47 ns random access time and 1 MB programmable throughput. Power consumption in program operation is 60 m W. The memory is fabricated using a 0.5 micrometer design rule, double-layer aluminum, triple-layer polysilicon, triple-well CMOS. The effective memory cell is 1.4×1.35 μm 2. 256 B page buffer, optimized source/drain memory cell structure and efficient charge pump result in high speed, low power consumption, and low cost.",
author = "Kobayashi, {Shin ichi} and Masaaki Mihara and Yoshikazu Miyawaki and Motoharu Ishii and Tomoshi Futatsuya and Akira Hosogane and Atsushi Ohba and Yasushi Terada and Natsuo Ajika and Yuichi Kunori and Kojiro Yuzuriha and Masahiro Hatanaka and Hirokazu Miyoshi and Tsutomu Yoshihara and Yuji Uji",
year = "1995",
month = "2",
language = "English",
volume = "38",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",
publisher = "IEEE",

}

TY - GEN

T1 - 3.3 V-only 16 Mb DINOR flash memory

AU - Kobayashi, Shin ichi

AU - Mihara, Masaaki

AU - Miyawaki, Yoshikazu

AU - Ishii, Motoharu

AU - Futatsuya, Tomoshi

AU - Hosogane, Akira

AU - Ohba, Atsushi

AU - Terada, Yasushi

AU - Ajika, Natsuo

AU - Kunori, Yuichi

AU - Yuzuriha, Kojiro

AU - Hatanaka, Masahiro

AU - Miyoshi, Hirokazu

AU - Yoshihara, Tsutomu

AU - Uji, Yuji

PY - 1995/2

Y1 - 1995/2

N2 - A 3.3 V-only 16 Mb DINOR flash memory is described. The flash memory has 47 ns random access time and 1 MB programmable throughput. Power consumption in program operation is 60 m W. The memory is fabricated using a 0.5 micrometer design rule, double-layer aluminum, triple-layer polysilicon, triple-well CMOS. The effective memory cell is 1.4×1.35 μm 2. 256 B page buffer, optimized source/drain memory cell structure and efficient charge pump result in high speed, low power consumption, and low cost.

AB - A 3.3 V-only 16 Mb DINOR flash memory is described. The flash memory has 47 ns random access time and 1 MB programmable throughput. Power consumption in program operation is 60 m W. The memory is fabricated using a 0.5 micrometer design rule, double-layer aluminum, triple-layer polysilicon, triple-well CMOS. The effective memory cell is 1.4×1.35 μm 2. 256 B page buffer, optimized source/drain memory cell structure and efficient charge pump result in high speed, low power consumption, and low cost.

UR - http://www.scopus.com/inward/record.url?scp=0029255454&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029255454&partnerID=8YFLogxK

M3 - Conference contribution

VL - 38

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

PB - IEEE

ER -