4-MBIT DRAM WITH FOLDED-BIT-LINE ADAPTIVE SIDEWALL-ISOLATED CAPACITOR (FASIC) CELL.

Koichiro Mashiko, Masao Nagatomo, Kazutami Arimoto, Yoshio Matsuda, Kiyohiro Furutani, Takayuki Matsukawa, Michihiro Yamada, Tsutomu Yoshihara, Takao Nakano

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

A 5-V 4-Mb word multiplied by 1-b/1-Mb word multiplied by 4-b dynamic RAM with a static column mode and fast page mode has been built in a 0. 8 mu m twin-tub CMOS technology with single-metal, two-polycide, and single poly-Si interconnections. It uses an innovative folded-bit-line adaptive sidewall-isolated capacitor (FASIC) cell that measures 10. 9 mu m**2 and requires only a 2 mu m trench to obtain a storage capacitor of 50 fF with 10 nm SiO//2 equivalent dielectric film. A shared-PMOS sense-amplifier architecture used in this DRAM provides a low power consumption, small C//B-to-C//S capacitance ratio, and accurate reference level for the nonboosted word-line scheme with little area penalty. These concepts have allowed the DRAM to be housed in the industry standard 300 mil dual-in-line package with performances of 90 ns RAS access time and 30 ns column address access time.

Original languageEnglish
Pages (from-to)643-650
Number of pages8
JournalIEEE Journal of Solid-State Circuits
VolumeSC-22
Issue number5
Publication statusPublished - 1987 Oct
Externally publishedYes

Fingerprint

Dynamic random access storage
Capacitors
Capacitor storage
Dielectric films
Random access storage
Polysilicon
Electric power utilization
Capacitance
Metals
Industry

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Mashiko, K., Nagatomo, M., Arimoto, K., Matsuda, Y., Furutani, K., Matsukawa, T., ... Nakano, T. (1987). 4-MBIT DRAM WITH FOLDED-BIT-LINE ADAPTIVE SIDEWALL-ISOLATED CAPACITOR (FASIC) CELL. IEEE Journal of Solid-State Circuits, SC-22(5), 643-650.

4-MBIT DRAM WITH FOLDED-BIT-LINE ADAPTIVE SIDEWALL-ISOLATED CAPACITOR (FASIC) CELL. / Mashiko, Koichiro; Nagatomo, Masao; Arimoto, Kazutami; Matsuda, Yoshio; Furutani, Kiyohiro; Matsukawa, Takayuki; Yamada, Michihiro; Yoshihara, Tsutomu; Nakano, Takao.

In: IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 5, 10.1987, p. 643-650.

Research output: Contribution to journalArticle

Mashiko, K, Nagatomo, M, Arimoto, K, Matsuda, Y, Furutani, K, Matsukawa, T, Yamada, M, Yoshihara, T & Nakano, T 1987, '4-MBIT DRAM WITH FOLDED-BIT-LINE ADAPTIVE SIDEWALL-ISOLATED CAPACITOR (FASIC) CELL.', IEEE Journal of Solid-State Circuits, vol. SC-22, no. 5, pp. 643-650.
Mashiko K, Nagatomo M, Arimoto K, Matsuda Y, Furutani K, Matsukawa T et al. 4-MBIT DRAM WITH FOLDED-BIT-LINE ADAPTIVE SIDEWALL-ISOLATED CAPACITOR (FASIC) CELL. IEEE Journal of Solid-State Circuits. 1987 Oct;SC-22(5):643-650.
Mashiko, Koichiro ; Nagatomo, Masao ; Arimoto, Kazutami ; Matsuda, Yoshio ; Furutani, Kiyohiro ; Matsukawa, Takayuki ; Yamada, Michihiro ; Yoshihara, Tsutomu ; Nakano, Takao. / 4-MBIT DRAM WITH FOLDED-BIT-LINE ADAPTIVE SIDEWALL-ISOLATED CAPACITOR (FASIC) CELL. In: IEEE Journal of Solid-State Circuits. 1987 ; Vol. SC-22, No. 5. pp. 643-650.
@article{e0bdbf69f46d448cac09c4e9bd29cd90,
title = "4-MBIT DRAM WITH FOLDED-BIT-LINE ADAPTIVE SIDEWALL-ISOLATED CAPACITOR (FASIC) CELL.",
abstract = "A 5-V 4-Mb word multiplied by 1-b/1-Mb word multiplied by 4-b dynamic RAM with a static column mode and fast page mode has been built in a 0. 8 mu m twin-tub CMOS technology with single-metal, two-polycide, and single poly-Si interconnections. It uses an innovative folded-bit-line adaptive sidewall-isolated capacitor (FASIC) cell that measures 10. 9 mu m**2 and requires only a 2 mu m trench to obtain a storage capacitor of 50 fF with 10 nm SiO//2 equivalent dielectric film. A shared-PMOS sense-amplifier architecture used in this DRAM provides a low power consumption, small C//B-to-C//S capacitance ratio, and accurate reference level for the nonboosted word-line scheme with little area penalty. These concepts have allowed the DRAM to be housed in the industry standard 300 mil dual-in-line package with performances of 90 ns RAS access time and 30 ns column address access time.",
author = "Koichiro Mashiko and Masao Nagatomo and Kazutami Arimoto and Yoshio Matsuda and Kiyohiro Furutani and Takayuki Matsukawa and Michihiro Yamada and Tsutomu Yoshihara and Takao Nakano",
year = "1987",
month = "10",
language = "English",
volume = "SC-22",
pages = "643--650",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - 4-MBIT DRAM WITH FOLDED-BIT-LINE ADAPTIVE SIDEWALL-ISOLATED CAPACITOR (FASIC) CELL.

AU - Mashiko, Koichiro

AU - Nagatomo, Masao

AU - Arimoto, Kazutami

AU - Matsuda, Yoshio

AU - Furutani, Kiyohiro

AU - Matsukawa, Takayuki

AU - Yamada, Michihiro

AU - Yoshihara, Tsutomu

AU - Nakano, Takao

PY - 1987/10

Y1 - 1987/10

N2 - A 5-V 4-Mb word multiplied by 1-b/1-Mb word multiplied by 4-b dynamic RAM with a static column mode and fast page mode has been built in a 0. 8 mu m twin-tub CMOS technology with single-metal, two-polycide, and single poly-Si interconnections. It uses an innovative folded-bit-line adaptive sidewall-isolated capacitor (FASIC) cell that measures 10. 9 mu m**2 and requires only a 2 mu m trench to obtain a storage capacitor of 50 fF with 10 nm SiO//2 equivalent dielectric film. A shared-PMOS sense-amplifier architecture used in this DRAM provides a low power consumption, small C//B-to-C//S capacitance ratio, and accurate reference level for the nonboosted word-line scheme with little area penalty. These concepts have allowed the DRAM to be housed in the industry standard 300 mil dual-in-line package with performances of 90 ns RAS access time and 30 ns column address access time.

AB - A 5-V 4-Mb word multiplied by 1-b/1-Mb word multiplied by 4-b dynamic RAM with a static column mode and fast page mode has been built in a 0. 8 mu m twin-tub CMOS technology with single-metal, two-polycide, and single poly-Si interconnections. It uses an innovative folded-bit-line adaptive sidewall-isolated capacitor (FASIC) cell that measures 10. 9 mu m**2 and requires only a 2 mu m trench to obtain a storage capacitor of 50 fF with 10 nm SiO//2 equivalent dielectric film. A shared-PMOS sense-amplifier architecture used in this DRAM provides a low power consumption, small C//B-to-C//S capacitance ratio, and accurate reference level for the nonboosted word-line scheme with little area penalty. These concepts have allowed the DRAM to be housed in the industry standard 300 mil dual-in-line package with performances of 90 ns RAS access time and 30 ns column address access time.

UR - http://www.scopus.com/inward/record.url?scp=0023436113&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023436113&partnerID=8YFLogxK

M3 - Article

VL - SC-22

SP - 643

EP - 650

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 5

ER -