45-NS 256K CMOS STATIC RAM WITH A TRI-LEVEL WORD LINE.

Hirofumi Shinohara, Kenji Anami, Katsuki Ichinose, Tomohisa Wada, Yoshio Kohno, Yuji Kawai, Yoichi Akasaka, Shinpei Kayano

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

A 32K words by 8-bit static RAM fabricated with a CMOS technology. is described. The key feature of the RAM is a tri-level word-line, in which an automatic power down by a pulsed word-line in the READ cycle and a power saving by a middle-level word-line in the WRITE cycle are combined. This circuit technique minimizes bitline swing, shortens the precharging time, and depresses the transient current. An improved address transition detection circuit reduces the chip select access time. The sense amplifier uses internally synchronized signals for improved operation. The RAM has a typical access time of 45 ns with an active power dissipation of 7 mW. The peak transient current is less than 40 mA. A double-level polysilicon technology with a 1. 3- mu m design rule allowed layout of the NMOS memory cell in an area of 116. 0 mu m**2 and the die in 49. 6 mm**2.

Original languageEnglish
JournalIEEE Journal of Solid-State Circuits
VolumeSC-20
Issue number5
Publication statusPublished - 1985 Oct
Externally publishedYes

Fingerprint

Random access storage
Networks (circuits)
Polysilicon
Energy dissipation
Data storage equipment

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Shinohara, H., Anami, K., Ichinose, K., Wada, T., Kohno, Y., Kawai, Y., ... Kayano, S. (1985). 45-NS 256K CMOS STATIC RAM WITH A TRI-LEVEL WORD LINE. IEEE Journal of Solid-State Circuits, SC-20(5).

45-NS 256K CMOS STATIC RAM WITH A TRI-LEVEL WORD LINE. / Shinohara, Hirofumi; Anami, Kenji; Ichinose, Katsuki; Wada, Tomohisa; Kohno, Yoshio; Kawai, Yuji; Akasaka, Yoichi; Kayano, Shinpei.

In: IEEE Journal of Solid-State Circuits, Vol. SC-20, No. 5, 10.1985.

Research output: Contribution to journalArticle

Shinohara, H, Anami, K, Ichinose, K, Wada, T, Kohno, Y, Kawai, Y, Akasaka, Y & Kayano, S 1985, '45-NS 256K CMOS STATIC RAM WITH A TRI-LEVEL WORD LINE.', IEEE Journal of Solid-State Circuits, vol. SC-20, no. 5.
Shinohara H, Anami K, Ichinose K, Wada T, Kohno Y, Kawai Y et al. 45-NS 256K CMOS STATIC RAM WITH A TRI-LEVEL WORD LINE. IEEE Journal of Solid-State Circuits. 1985 Oct;SC-20(5).
Shinohara, Hirofumi ; Anami, Kenji ; Ichinose, Katsuki ; Wada, Tomohisa ; Kohno, Yoshio ; Kawai, Yuji ; Akasaka, Yoichi ; Kayano, Shinpei. / 45-NS 256K CMOS STATIC RAM WITH A TRI-LEVEL WORD LINE. In: IEEE Journal of Solid-State Circuits. 1985 ; Vol. SC-20, No. 5.
@article{08499327cdba4d4ea49d4a0a11ac9eeb,
title = "45-NS 256K CMOS STATIC RAM WITH A TRI-LEVEL WORD LINE.",
abstract = "A 32K words by 8-bit static RAM fabricated with a CMOS technology. is described. The key feature of the RAM is a tri-level word-line, in which an automatic power down by a pulsed word-line in the READ cycle and a power saving by a middle-level word-line in the WRITE cycle are combined. This circuit technique minimizes bitline swing, shortens the precharging time, and depresses the transient current. An improved address transition detection circuit reduces the chip select access time. The sense amplifier uses internally synchronized signals for improved operation. The RAM has a typical access time of 45 ns with an active power dissipation of 7 mW. The peak transient current is less than 40 mA. A double-level polysilicon technology with a 1. 3- mu m design rule allowed layout of the NMOS memory cell in an area of 116. 0 mu m**2 and the die in 49. 6 mm**2.",
author = "Hirofumi Shinohara and Kenji Anami and Katsuki Ichinose and Tomohisa Wada and Yoshio Kohno and Yuji Kawai and Yoichi Akasaka and Shinpei Kayano",
year = "1985",
month = "10",
language = "English",
volume = "SC-20",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - 45-NS 256K CMOS STATIC RAM WITH A TRI-LEVEL WORD LINE.

AU - Shinohara, Hirofumi

AU - Anami, Kenji

AU - Ichinose, Katsuki

AU - Wada, Tomohisa

AU - Kohno, Yoshio

AU - Kawai, Yuji

AU - Akasaka, Yoichi

AU - Kayano, Shinpei

PY - 1985/10

Y1 - 1985/10

N2 - A 32K words by 8-bit static RAM fabricated with a CMOS technology. is described. The key feature of the RAM is a tri-level word-line, in which an automatic power down by a pulsed word-line in the READ cycle and a power saving by a middle-level word-line in the WRITE cycle are combined. This circuit technique minimizes bitline swing, shortens the precharging time, and depresses the transient current. An improved address transition detection circuit reduces the chip select access time. The sense amplifier uses internally synchronized signals for improved operation. The RAM has a typical access time of 45 ns with an active power dissipation of 7 mW. The peak transient current is less than 40 mA. A double-level polysilicon technology with a 1. 3- mu m design rule allowed layout of the NMOS memory cell in an area of 116. 0 mu m**2 and the die in 49. 6 mm**2.

AB - A 32K words by 8-bit static RAM fabricated with a CMOS technology. is described. The key feature of the RAM is a tri-level word-line, in which an automatic power down by a pulsed word-line in the READ cycle and a power saving by a middle-level word-line in the WRITE cycle are combined. This circuit technique minimizes bitline swing, shortens the precharging time, and depresses the transient current. An improved address transition detection circuit reduces the chip select access time. The sense amplifier uses internally synchronized signals for improved operation. The RAM has a typical access time of 45 ns with an active power dissipation of 7 mW. The peak transient current is less than 40 mA. A double-level polysilicon technology with a 1. 3- mu m design rule allowed layout of the NMOS memory cell in an area of 116. 0 mu m**2 and the die in 49. 6 mm**2.

UR - http://www.scopus.com/inward/record.url?scp=0022138789&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022138789&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0022138789

VL - SC-20

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 5

ER -