50NS FLOATING-POINT SIGNAL PROCESSOR VLSI.

Takao Kaneko, Hironori Yamauchi, Atsushi Iwata

Research output: Contribution to journalConference article

3 Citations (Scopus)

Abstract

A high-speed programmable digital signal processor (DSP) VLSI with an 18-bit floating-point architecture and a 32-bit microinstruction has been fabricated using 1. 2- mu m CMOS technology. The device contains 280K transistors and executes every floating-point operation within a 50-ns machine-cycle. The architecture differs from that of the digital speech signal processor reported previously in its high-speed parallel pipeline structure, 16K-byte on-chip microprogram ROM, floating-point ALU capable of 50-ns operation, and enhanced DSP instruction set.

Original languageEnglish
Pages (from-to)401-404
Number of pages4
JournalICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Publication statusPublished - 1986 Dec 1

    Fingerprint

ASJC Scopus subject areas

  • Software
  • Signal Processing
  • Electrical and Electronic Engineering

Cite this