5V only 1 Tr. 256K EEPROM with page mode erase

Takeshi Nakayama, Yoshikazu Miyawaki, Kazuo Kobayashi, Yasushi Terada, Hideaki Arima, Takayuki Matsukawa, Tsutomu Yoshihara

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

A 5-V only one transistor page-erase-type 256K EEPROM which is erased and programmed by Fowler-Nordheim tunneling current and is program-inhibited by applying a program-inhibiting voltage to drains and the control gates is described. The number of parity bits for error checking and correction (ECC) is five per two bytes, which are controlled by the LB signal. LB is the lowest address input. The total number of memory cells is 88% of that for byte erase-type EEPROMs, and the chip size is substantially reduced. The device has a fast two-byte serial access mode.

Original languageEnglish
Title of host publication1988 Symp VLSI Circuits Dig Tech Pap
Editors Anon
Pages81-82
Number of pages2
Publication statusPublished - 1988
Externally publishedYes
Event1988 Symposium on VLSI Circuits - Digest of Technical Papers - Tokyo, Japan
Duration: 1988 Aug 221988 Aug 24

Other

Other1988 Symposium on VLSI Circuits - Digest of Technical Papers
CityTokyo, Japan
Period88/8/2288/8/24

Fingerprint

Field emission
Transistors
Data storage equipment
Electric potential

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Nakayama, T., Miyawaki, Y., Kobayashi, K., Terada, Y., Arima, H., Matsukawa, T., & Yoshihara, T. (1988). 5V only 1 Tr. 256K EEPROM with page mode erase. In Anon (Ed.), 1988 Symp VLSI Circuits Dig Tech Pap (pp. 81-82)

5V only 1 Tr. 256K EEPROM with page mode erase. / Nakayama, Takeshi; Miyawaki, Yoshikazu; Kobayashi, Kazuo; Terada, Yasushi; Arima, Hideaki; Matsukawa, Takayuki; Yoshihara, Tsutomu.

1988 Symp VLSI Circuits Dig Tech Pap. ed. / Anon. 1988. p. 81-82.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nakayama, T, Miyawaki, Y, Kobayashi, K, Terada, Y, Arima, H, Matsukawa, T & Yoshihara, T 1988, 5V only 1 Tr. 256K EEPROM with page mode erase. in Anon (ed.), 1988 Symp VLSI Circuits Dig Tech Pap. pp. 81-82, 1988 Symposium on VLSI Circuits - Digest of Technical Papers, Tokyo, Japan, 88/8/22.
Nakayama T, Miyawaki Y, Kobayashi K, Terada Y, Arima H, Matsukawa T et al. 5V only 1 Tr. 256K EEPROM with page mode erase. In Anon, editor, 1988 Symp VLSI Circuits Dig Tech Pap. 1988. p. 81-82
Nakayama, Takeshi ; Miyawaki, Yoshikazu ; Kobayashi, Kazuo ; Terada, Yasushi ; Arima, Hideaki ; Matsukawa, Takayuki ; Yoshihara, Tsutomu. / 5V only 1 Tr. 256K EEPROM with page mode erase. 1988 Symp VLSI Circuits Dig Tech Pap. editor / Anon. 1988. pp. 81-82
@inproceedings{7316e7eab8864dcd879137e2925790a5,
title = "5V only 1 Tr. 256K EEPROM with page mode erase",
abstract = "A 5-V only one transistor page-erase-type 256K EEPROM which is erased and programmed by Fowler-Nordheim tunneling current and is program-inhibited by applying a program-inhibiting voltage to drains and the control gates is described. The number of parity bits for error checking and correction (ECC) is five per two bytes, which are controlled by the LB signal. LB is the lowest address input. The total number of memory cells is 88{\%} of that for byte erase-type EEPROMs, and the chip size is substantially reduced. The device has a fast two-byte serial access mode.",
author = "Takeshi Nakayama and Yoshikazu Miyawaki and Kazuo Kobayashi and Yasushi Terada and Hideaki Arima and Takayuki Matsukawa and Tsutomu Yoshihara",
year = "1988",
language = "English",
pages = "81--82",
editor = "Anon",
booktitle = "1988 Symp VLSI Circuits Dig Tech Pap",

}

TY - GEN

T1 - 5V only 1 Tr. 256K EEPROM with page mode erase

AU - Nakayama, Takeshi

AU - Miyawaki, Yoshikazu

AU - Kobayashi, Kazuo

AU - Terada, Yasushi

AU - Arima, Hideaki

AU - Matsukawa, Takayuki

AU - Yoshihara, Tsutomu

PY - 1988

Y1 - 1988

N2 - A 5-V only one transistor page-erase-type 256K EEPROM which is erased and programmed by Fowler-Nordheim tunneling current and is program-inhibited by applying a program-inhibiting voltage to drains and the control gates is described. The number of parity bits for error checking and correction (ECC) is five per two bytes, which are controlled by the LB signal. LB is the lowest address input. The total number of memory cells is 88% of that for byte erase-type EEPROMs, and the chip size is substantially reduced. The device has a fast two-byte serial access mode.

AB - A 5-V only one transistor page-erase-type 256K EEPROM which is erased and programmed by Fowler-Nordheim tunneling current and is program-inhibited by applying a program-inhibiting voltage to drains and the control gates is described. The number of parity bits for error checking and correction (ECC) is five per two bytes, which are controlled by the LB signal. LB is the lowest address input. The total number of memory cells is 88% of that for byte erase-type EEPROMs, and the chip size is substantially reduced. The device has a fast two-byte serial access mode.

UR - http://www.scopus.com/inward/record.url?scp=0024175625&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024175625&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0024175625

SP - 81

EP - 82

BT - 1988 Symp VLSI Circuits Dig Tech Pap

A2 - Anon, null

ER -