60 ns access 32 kByte 3-transistor flash for low power embedded applications

Tamio Ikehashi, Junichiro Noda, Kenichi Imamiya, Masaaki Ichikawa, Akira Iwata, Takuya Futatsuyama

Research output: Contribution to conferencePaper

2 Citations (Scopus)

Abstract

3-Transistor Flash (3-Tr) is a new flash memory suited for embedded application. The 32 kByte memory cell has the low power erase/program characteristic of NAND flash, and the size of the cell fabricated in a 0.4 um NAND flash technology is 4.36 μm2. This is about 1/8 of the EEPROM cells size with the same design rule. Two circuit technologies, a low power sensing scheme and a double stage boosting scheme, are proposed. The sense scheme aims to reduce the power of the read operation without degrading access time. DSB, on the other hand, improves the power consumption property of the word line (WL) decoder during program mode.

Original languageEnglish
Pages162-165
Number of pages4
Publication statusPublished - 2000 Jan 1
Externally publishedYes
Event2000 Symposium on VLSI Circuits - Honolulu, HI, USA
Duration: 2000 Jun 152000 Jun 17

Conference

Conference2000 Symposium on VLSI Circuits
CityHonolulu, HI, USA
Period00/6/1500/6/17

Fingerprint

Transistors
Flash memory
Electric power utilization
Data storage equipment
Networks (circuits)

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Ikehashi, T., Noda, J., Imamiya, K., Ichikawa, M., Iwata, A., & Futatsuyama, T. (2000). 60 ns access 32 kByte 3-transistor flash for low power embedded applications. 162-165. Paper presented at 2000 Symposium on VLSI Circuits, Honolulu, HI, USA, .

60 ns access 32 kByte 3-transistor flash for low power embedded applications. / Ikehashi, Tamio; Noda, Junichiro; Imamiya, Kenichi; Ichikawa, Masaaki; Iwata, Akira; Futatsuyama, Takuya.

2000. 162-165 Paper presented at 2000 Symposium on VLSI Circuits, Honolulu, HI, USA, .

Research output: Contribution to conferencePaper

Ikehashi, T, Noda, J, Imamiya, K, Ichikawa, M, Iwata, A & Futatsuyama, T 2000, '60 ns access 32 kByte 3-transistor flash for low power embedded applications' Paper presented at 2000 Symposium on VLSI Circuits, Honolulu, HI, USA, 00/6/15 - 00/6/17, pp. 162-165.
Ikehashi T, Noda J, Imamiya K, Ichikawa M, Iwata A, Futatsuyama T. 60 ns access 32 kByte 3-transistor flash for low power embedded applications. 2000. Paper presented at 2000 Symposium on VLSI Circuits, Honolulu, HI, USA, .
Ikehashi, Tamio ; Noda, Junichiro ; Imamiya, Kenichi ; Ichikawa, Masaaki ; Iwata, Akira ; Futatsuyama, Takuya. / 60 ns access 32 kByte 3-transistor flash for low power embedded applications. Paper presented at 2000 Symposium on VLSI Circuits, Honolulu, HI, USA, .4 p.
@conference{350a6edc64784883a438c22ff271e0f5,
title = "60 ns access 32 kByte 3-transistor flash for low power embedded applications",
abstract = "3-Transistor Flash (3-Tr) is a new flash memory suited for embedded application. The 32 kByte memory cell has the low power erase/program characteristic of NAND flash, and the size of the cell fabricated in a 0.4 um NAND flash technology is 4.36 μm2. This is about 1/8 of the EEPROM cells size with the same design rule. Two circuit technologies, a low power sensing scheme and a double stage boosting scheme, are proposed. The sense scheme aims to reduce the power of the read operation without degrading access time. DSB, on the other hand, improves the power consumption property of the word line (WL) decoder during program mode.",
author = "Tamio Ikehashi and Junichiro Noda and Kenichi Imamiya and Masaaki Ichikawa and Akira Iwata and Takuya Futatsuyama",
year = "2000",
month = "1",
day = "1",
language = "English",
pages = "162--165",
note = "2000 Symposium on VLSI Circuits ; Conference date: 15-06-2000 Through 17-06-2000",

}

TY - CONF

T1 - 60 ns access 32 kByte 3-transistor flash for low power embedded applications

AU - Ikehashi, Tamio

AU - Noda, Junichiro

AU - Imamiya, Kenichi

AU - Ichikawa, Masaaki

AU - Iwata, Akira

AU - Futatsuyama, Takuya

PY - 2000/1/1

Y1 - 2000/1/1

N2 - 3-Transistor Flash (3-Tr) is a new flash memory suited for embedded application. The 32 kByte memory cell has the low power erase/program characteristic of NAND flash, and the size of the cell fabricated in a 0.4 um NAND flash technology is 4.36 μm2. This is about 1/8 of the EEPROM cells size with the same design rule. Two circuit technologies, a low power sensing scheme and a double stage boosting scheme, are proposed. The sense scheme aims to reduce the power of the read operation without degrading access time. DSB, on the other hand, improves the power consumption property of the word line (WL) decoder during program mode.

AB - 3-Transistor Flash (3-Tr) is a new flash memory suited for embedded application. The 32 kByte memory cell has the low power erase/program characteristic of NAND flash, and the size of the cell fabricated in a 0.4 um NAND flash technology is 4.36 μm2. This is about 1/8 of the EEPROM cells size with the same design rule. Two circuit technologies, a low power sensing scheme and a double stage boosting scheme, are proposed. The sense scheme aims to reduce the power of the read operation without degrading access time. DSB, on the other hand, improves the power consumption property of the word line (WL) decoder during program mode.

UR - http://www.scopus.com/inward/record.url?scp=0033712805&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033712805&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0033712805

SP - 162

EP - 165

ER -