A 1-Mb STT-MRAM with zero-array standby power and 1.5-ns quick wake-up by 8-b fine-grained power gating

Takashi Ohsawa, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

The power gating is one of the key technologies that reduce the operation power of STT-RAMs for enjoying their non-volatility. Especially, the number of memory cells whose supply voltages are simultaneously controlled in the power gating (grain size) is required to be as small as the bit-width in read and write for minimizing the operation power. For this ultra-fine-grained power gating scheme, we proposed a small power line (PL) driver that utilizes an NFET bootstrap circuit. It is found that the size of the macro using this PL driver is almost independent of the grain size with its write and read performance kept constant. Therefore, this PL driver combined with a small grain is shown to realize a nonvolatile embedded memory macro of fast read/write cycles, ultra-low operation power and zero array standby power with no leak path in the PL drivers.

Original languageEnglish
Title of host publication2013 5th IEEE International Memory Workshop, IMW 2013
Pages80-83
Number of pages4
DOIs
Publication statusPublished - 2013
Externally publishedYes
Event2013 5th IEEE International Memory Workshop, IMW 2013 - Monterey, CA, United States
Duration: 2013 May 262013 May 29

Other

Other2013 5th IEEE International Memory Workshop, IMW 2013
CountryUnited States
CityMonterey, CA
Period13/5/2613/5/29

Fingerprint

Macros
Data storage equipment
Random access storage
Networks (circuits)
Electric potential

Keywords

  • bootstrap circuit
  • power gating
  • STT-RAM

ASJC Scopus subject areas

  • Software

Cite this

Ohsawa, T., Ikeda, S., Hanyu, T., Ohno, H., & Endoh, T. (2013). A 1-Mb STT-MRAM with zero-array standby power and 1.5-ns quick wake-up by 8-b fine-grained power gating. In 2013 5th IEEE International Memory Workshop, IMW 2013 (pp. 80-83). [6582103] https://doi.org/10.1109/IMW.2013.6582103

A 1-Mb STT-MRAM with zero-array standby power and 1.5-ns quick wake-up by 8-b fine-grained power gating. / Ohsawa, Takashi; Ikeda, Shoji; Hanyu, Takahiro; Ohno, Hideo; Endoh, Tetsuo.

2013 5th IEEE International Memory Workshop, IMW 2013. 2013. p. 80-83 6582103.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ohsawa, T, Ikeda, S, Hanyu, T, Ohno, H & Endoh, T 2013, A 1-Mb STT-MRAM with zero-array standby power and 1.5-ns quick wake-up by 8-b fine-grained power gating. in 2013 5th IEEE International Memory Workshop, IMW 2013., 6582103, pp. 80-83, 2013 5th IEEE International Memory Workshop, IMW 2013, Monterey, CA, United States, 13/5/26. https://doi.org/10.1109/IMW.2013.6582103
Ohsawa T, Ikeda S, Hanyu T, Ohno H, Endoh T. A 1-Mb STT-MRAM with zero-array standby power and 1.5-ns quick wake-up by 8-b fine-grained power gating. In 2013 5th IEEE International Memory Workshop, IMW 2013. 2013. p. 80-83. 6582103 https://doi.org/10.1109/IMW.2013.6582103
Ohsawa, Takashi ; Ikeda, Shoji ; Hanyu, Takahiro ; Ohno, Hideo ; Endoh, Tetsuo. / A 1-Mb STT-MRAM with zero-array standby power and 1.5-ns quick wake-up by 8-b fine-grained power gating. 2013 5th IEEE International Memory Workshop, IMW 2013. 2013. pp. 80-83
@inproceedings{c3da2bf9544c41b0a0c643848e2889f1,
title = "A 1-Mb STT-MRAM with zero-array standby power and 1.5-ns quick wake-up by 8-b fine-grained power gating",
abstract = "The power gating is one of the key technologies that reduce the operation power of STT-RAMs for enjoying their non-volatility. Especially, the number of memory cells whose supply voltages are simultaneously controlled in the power gating (grain size) is required to be as small as the bit-width in read and write for minimizing the operation power. For this ultra-fine-grained power gating scheme, we proposed a small power line (PL) driver that utilizes an NFET bootstrap circuit. It is found that the size of the macro using this PL driver is almost independent of the grain size with its write and read performance kept constant. Therefore, this PL driver combined with a small grain is shown to realize a nonvolatile embedded memory macro of fast read/write cycles, ultra-low operation power and zero array standby power with no leak path in the PL drivers.",
keywords = "bootstrap circuit, power gating, STT-RAM",
author = "Takashi Ohsawa and Shoji Ikeda and Takahiro Hanyu and Hideo Ohno and Tetsuo Endoh",
year = "2013",
doi = "10.1109/IMW.2013.6582103",
language = "English",
isbn = "9781467361675",
pages = "80--83",
booktitle = "2013 5th IEEE International Memory Workshop, IMW 2013",

}

TY - GEN

T1 - A 1-Mb STT-MRAM with zero-array standby power and 1.5-ns quick wake-up by 8-b fine-grained power gating

AU - Ohsawa, Takashi

AU - Ikeda, Shoji

AU - Hanyu, Takahiro

AU - Ohno, Hideo

AU - Endoh, Tetsuo

PY - 2013

Y1 - 2013

N2 - The power gating is one of the key technologies that reduce the operation power of STT-RAMs for enjoying their non-volatility. Especially, the number of memory cells whose supply voltages are simultaneously controlled in the power gating (grain size) is required to be as small as the bit-width in read and write for minimizing the operation power. For this ultra-fine-grained power gating scheme, we proposed a small power line (PL) driver that utilizes an NFET bootstrap circuit. It is found that the size of the macro using this PL driver is almost independent of the grain size with its write and read performance kept constant. Therefore, this PL driver combined with a small grain is shown to realize a nonvolatile embedded memory macro of fast read/write cycles, ultra-low operation power and zero array standby power with no leak path in the PL drivers.

AB - The power gating is one of the key technologies that reduce the operation power of STT-RAMs for enjoying their non-volatility. Especially, the number of memory cells whose supply voltages are simultaneously controlled in the power gating (grain size) is required to be as small as the bit-width in read and write for minimizing the operation power. For this ultra-fine-grained power gating scheme, we proposed a small power line (PL) driver that utilizes an NFET bootstrap circuit. It is found that the size of the macro using this PL driver is almost independent of the grain size with its write and read performance kept constant. Therefore, this PL driver combined with a small grain is shown to realize a nonvolatile embedded memory macro of fast read/write cycles, ultra-low operation power and zero array standby power with no leak path in the PL drivers.

KW - bootstrap circuit

KW - power gating

KW - STT-RAM

UR - http://www.scopus.com/inward/record.url?scp=84883683264&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84883683264&partnerID=8YFLogxK

U2 - 10.1109/IMW.2013.6582103

DO - 10.1109/IMW.2013.6582103

M3 - Conference contribution

AN - SCOPUS:84883683264

SN - 9781467361675

SP - 80

EP - 83

BT - 2013 5th IEEE International Memory Workshop, IMW 2013

ER -