Abstract
A low-voltage high-speed 16-Mb SOI-DRAM has been developed using a 0.5-μm CMOS/SIMOX technology. A newly introduced "FD-PD mode switching" transistor dynamically switches its operation mode between fully depleted (FD) and partially depleted (PD) according to the body bias voltage, thus it has both PD-mode large current drivability and FD-mode small leakage current. By the body bias control, the transistor operates as if it has an S-factor of 30 mV/decade. Enabling both high speed and low power at a low voltage, 30 mV is only one-half the theoretical value. By utilizing the transistor, we have developed body pulsed sense amplifier (BPS), body driven equalizer (BDEQ), body current clamper (BCC), and body pulsed transistor logic (BPTL) to achieve 46 ns access time at 1 V power supply with suppressed standby current.
Original language | English |
---|---|
Pages (from-to) | 1712-1718 |
Number of pages | 7 |
Journal | IEEE Journal of Solid-State Circuits |
Volume | 32 |
Issue number | 11 |
DOIs | |
Publication status | Published - 1997 Nov |
Externally published | Yes |
Keywords
- CMOS integrated circuits
- Circuit simulation
- DRAM chips
- Integrated circuit design
- Silicon-on-insulator technology
ASJC Scopus subject areas
- Electrical and Electronic Engineering