A 100-MHz 4-Mb cache DRAM with fast copy-back scheme

Katsumi Dosaka, Yasuhiro Konishi, Kouji Hayano, Katsumitsu Himukashi, Akira Yamazaki, Hisashi Iwamoto, Masaki Kumanoya, Hisanori Hamano, Tsutomu Yoshihara

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

A 4-Mb cache dynamic random access memory (CDRAM), which integrates 16-kb SRAM as a cache memory and 4-Mb DRAM into a monolithic circuit, is described. This CDRAM has a 100-MHz operating cache, newly proposed fast copy-back (FCB) scheme that realizes a three times faster miss access time over with the conventional copy-back method, and maximized mapping flexibility. The process technology is a quad-polysilicon double-metal 0.7-μm CMOS process, which is the same as used in a conventional 4-Mb DRAM. The chip size of 82.9 mm2 is only a 7% increase over the conventional 4-MB DRAM. The simulated system performance indicated better performance than a conventional cache system with eight times the cache capacity.

Original languageEnglish
Pages (from-to)1534-1539
Number of pages6
JournalIEEE Journal of Solid-State Circuits
Volume27
Issue number11
DOIs
Publication statusPublished - 1992 Nov
Externally publishedYes

    Fingerprint

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Dosaka, K., Konishi, Y., Hayano, K., Himukashi, K., Yamazaki, A., Iwamoto, H., Kumanoya, M., Hamano, H., & Yoshihara, T. (1992). A 100-MHz 4-Mb cache DRAM with fast copy-back scheme. IEEE Journal of Solid-State Circuits, 27(11), 1534-1539. https://doi.org/10.1109/4.165333