A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems

Hu Li, Leona Okamura, Tsutomu Yoshihara, Tsukasa Ooishi, Yuji Kihara

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    In this paper, we propose two kinds of implementations of the dual port MRAM, one of which is for the read/write concurrent operation while another is for the additional simultaneous read operation. Compared with dual port SRAM, the dual port MRAM accompanied with smaller memory cell size will make high performance systems realized in the mobile/robotics field. A swing-less bit-line sensing (SLBS) technique and the static bitline level in the read mode, help to realize the high performance under the condition of Vcc=1.0V and the operation frequency of 100MHz.

    Original languageEnglish
    Title of host publication2006 International Symposium on Communications and Information Technologies, ISCIT
    Pages63-66
    Number of pages4
    DOIs
    Publication statusPublished - 2006
    Event2006 International Symposium on Communications and Information Technologies, ISCIT - Bangkok
    Duration: 2006 Oct 182006 Oct 20

    Other

    Other2006 International Symposium on Communications and Information Technologies, ISCIT
    CityBangkok
    Period06/10/1806/10/20

    Fingerprint

    Static random access storage
    Microcomputers
    Robotics
    Data storage equipment

    ASJC Scopus subject areas

    • Computer Networks and Communications
    • Hardware and Architecture
    • Electrical and Electronic Engineering

    Cite this

    Li, H., Okamura, L., Yoshihara, T., Ooishi, T., & Kihara, Y. (2006). A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems. In 2006 International Symposium on Communications and Information Technologies, ISCIT (pp. 63-66). [4141514] https://doi.org/10.1109/ISCIT.2006.339888

    A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems. / Li, Hu; Okamura, Leona; Yoshihara, Tsutomu; Ooishi, Tsukasa; Kihara, Yuji.

    2006 International Symposium on Communications and Information Technologies, ISCIT. 2006. p. 63-66 4141514.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Li, H, Okamura, L, Yoshihara, T, Ooishi, T & Kihara, Y 2006, A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems. in 2006 International Symposium on Communications and Information Technologies, ISCIT., 4141514, pp. 63-66, 2006 International Symposium on Communications and Information Technologies, ISCIT, Bangkok, 06/10/18. https://doi.org/10.1109/ISCIT.2006.339888
    Li H, Okamura L, Yoshihara T, Ooishi T, Kihara Y. A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems. In 2006 International Symposium on Communications and Information Technologies, ISCIT. 2006. p. 63-66. 4141514 https://doi.org/10.1109/ISCIT.2006.339888
    Li, Hu ; Okamura, Leona ; Yoshihara, Tsutomu ; Ooishi, Tsukasa ; Kihara, Yuji. / A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems. 2006 International Symposium on Communications and Information Technologies, ISCIT. 2006. pp. 63-66
    @inproceedings{de360658d4ed439fb1094cbcc1296af9,
    title = "A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems",
    abstract = "In this paper, we propose two kinds of implementations of the dual port MRAM, one of which is for the read/write concurrent operation while another is for the additional simultaneous read operation. Compared with dual port SRAM, the dual port MRAM accompanied with smaller memory cell size will make high performance systems realized in the mobile/robotics field. A swing-less bit-line sensing (SLBS) technique and the static bitline level in the read mode, help to realize the high performance under the condition of Vcc=1.0V and the operation frequency of 100MHz.",
    author = "Hu Li and Leona Okamura and Tsutomu Yoshihara and Tsukasa Ooishi and Yuji Kihara",
    year = "2006",
    doi = "10.1109/ISCIT.2006.339888",
    language = "English",
    pages = "63--66",
    booktitle = "2006 International Symposium on Communications and Information Technologies, ISCIT",

    }

    TY - GEN

    T1 - A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems

    AU - Li, Hu

    AU - Okamura, Leona

    AU - Yoshihara, Tsutomu

    AU - Ooishi, Tsukasa

    AU - Kihara, Yuji

    PY - 2006

    Y1 - 2006

    N2 - In this paper, we propose two kinds of implementations of the dual port MRAM, one of which is for the read/write concurrent operation while another is for the additional simultaneous read operation. Compared with dual port SRAM, the dual port MRAM accompanied with smaller memory cell size will make high performance systems realized in the mobile/robotics field. A swing-less bit-line sensing (SLBS) technique and the static bitline level in the read mode, help to realize the high performance under the condition of Vcc=1.0V and the operation frequency of 100MHz.

    AB - In this paper, we propose two kinds of implementations of the dual port MRAM, one of which is for the read/write concurrent operation while another is for the additional simultaneous read operation. Compared with dual port SRAM, the dual port MRAM accompanied with smaller memory cell size will make high performance systems realized in the mobile/robotics field. A swing-less bit-line sensing (SLBS) technique and the static bitline level in the read mode, help to realize the high performance under the condition of Vcc=1.0V and the operation frequency of 100MHz.

    UR - http://www.scopus.com/inward/record.url?scp=50949101686&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=50949101686&partnerID=8YFLogxK

    U2 - 10.1109/ISCIT.2006.339888

    DO - 10.1109/ISCIT.2006.339888

    M3 - Conference contribution

    AN - SCOPUS:50949101686

    SP - 63

    EP - 66

    BT - 2006 International Symposium on Communications and Information Technologies, ISCIT

    ER -