A 115mW 1Gbps bit-serial layered LDPC decoder for WiMAX

Xiongxin Zhao, Xiao Peng, Zhixiang Chen, Dajiang Zhou, Satoshi Goto

    Research output: Contribution to journalArticle

    2 Citations (Scopus)

    Abstract

    Structured quasi-cyclic low-density parity-check (QCLDPC) codes have been adopted in many wireless communication standards, such as WiMAX, Wi-Fi and WPAN. To completely support the variable code rate (multi-rate) and variable code length (multi-length) implementation for universal applications, the partial-parallel layered LDPC decoder architecture is straightforward and widely used in the decoder design. In this paper, we propose a high parallel LDPC decoder architecture for WiMAX system with dedicated ASIC design. Different from the block by block decoding schedule in most partial-parallel layered architectures, all the messages within each layer are updated simultaneously in the proposed fully-parallel layered decoder architecture. Meanwhile, the message updating is separated into bit-serial style to reduce hardware complexity. A 6-bit implementation is adopted in the decoder chip, since simulations demonstrate that 6-bit quantization is the best trade-off between performance and complexity. Moreover, the two-layer concurrent processing technique is proposed to further increase the parallelism for low code rates. Implementation results show that the decoder chip saves 22.2% storage bits and only takes 2448 clock cycles per iteration for all the code rates defined in WiMAX standard. It occupies 3.36mm2 in SMIC 65 nm CMOS process, and realizes 1056 Mbps throughput at 1.2V, 110MHz and 10 iterations with 115mW power occupation, which infers a power efficiency of 10.9 pJ/bit/iteration. The power efficiency is improved 63.6% in normalized comparison with the state-of-art WiMAX LDPC decoder.

    Original languageEnglish
    Pages (from-to)2384-2391
    Number of pages8
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE95-A
    Issue number12
    DOIs
    Publication statusPublished - 2012 Dec

    Fingerprint

    WiMAX
    Iteration
    Chip
    Quasi-cyclic Codes
    Partial
    Low-density Parity-check (LDPC) Codes
    Wi-Fi
    Wireless Communication
    Parallelism
    Updating
    Decoding
    Concurrent
    Quantization
    Application specific integrated circuits
    Schedule
    Throughput
    Trade-offs
    Hardware
    Clocks
    Cycle

    Keywords

    • Bit-serial
    • Layered scheduling
    • QC-LDPC
    • WiMAX

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Graphics and Computer-Aided Design
    • Applied Mathematics
    • Signal Processing

    Cite this

    A 115mW 1Gbps bit-serial layered LDPC decoder for WiMAX. / Zhao, Xiongxin; Peng, Xiao; Chen, Zhixiang; Zhou, Dajiang; Goto, Satoshi.

    In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E95-A, No. 12, 12.2012, p. 2384-2391.

    Research output: Contribution to journalArticle

    Zhao, Xiongxin ; Peng, Xiao ; Chen, Zhixiang ; Zhou, Dajiang ; Goto, Satoshi. / A 115mW 1Gbps bit-serial layered LDPC decoder for WiMAX. In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. 2012 ; Vol. E95-A, No. 12. pp. 2384-2391.
    @article{c28dfdcddea7437589c6a91b39e6f275,
    title = "A 115mW 1Gbps bit-serial layered LDPC decoder for WiMAX",
    abstract = "Structured quasi-cyclic low-density parity-check (QCLDPC) codes have been adopted in many wireless communication standards, such as WiMAX, Wi-Fi and WPAN. To completely support the variable code rate (multi-rate) and variable code length (multi-length) implementation for universal applications, the partial-parallel layered LDPC decoder architecture is straightforward and widely used in the decoder design. In this paper, we propose a high parallel LDPC decoder architecture for WiMAX system with dedicated ASIC design. Different from the block by block decoding schedule in most partial-parallel layered architectures, all the messages within each layer are updated simultaneously in the proposed fully-parallel layered decoder architecture. Meanwhile, the message updating is separated into bit-serial style to reduce hardware complexity. A 6-bit implementation is adopted in the decoder chip, since simulations demonstrate that 6-bit quantization is the best trade-off between performance and complexity. Moreover, the two-layer concurrent processing technique is proposed to further increase the parallelism for low code rates. Implementation results show that the decoder chip saves 22.2{\%} storage bits and only takes 2448 clock cycles per iteration for all the code rates defined in WiMAX standard. It occupies 3.36mm2 in SMIC 65 nm CMOS process, and realizes 1056 Mbps throughput at 1.2V, 110MHz and 10 iterations with 115mW power occupation, which infers a power efficiency of 10.9 pJ/bit/iteration. The power efficiency is improved 63.6{\%} in normalized comparison with the state-of-art WiMAX LDPC decoder.",
    keywords = "Bit-serial, Layered scheduling, QC-LDPC, WiMAX",
    author = "Xiongxin Zhao and Xiao Peng and Zhixiang Chen and Dajiang Zhou and Satoshi Goto",
    year = "2012",
    month = "12",
    doi = "10.1587/transfun.E95.A.2384",
    language = "English",
    volume = "E95-A",
    pages = "2384--2391",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "12",

    }

    TY - JOUR

    T1 - A 115mW 1Gbps bit-serial layered LDPC decoder for WiMAX

    AU - Zhao, Xiongxin

    AU - Peng, Xiao

    AU - Chen, Zhixiang

    AU - Zhou, Dajiang

    AU - Goto, Satoshi

    PY - 2012/12

    Y1 - 2012/12

    N2 - Structured quasi-cyclic low-density parity-check (QCLDPC) codes have been adopted in many wireless communication standards, such as WiMAX, Wi-Fi and WPAN. To completely support the variable code rate (multi-rate) and variable code length (multi-length) implementation for universal applications, the partial-parallel layered LDPC decoder architecture is straightforward and widely used in the decoder design. In this paper, we propose a high parallel LDPC decoder architecture for WiMAX system with dedicated ASIC design. Different from the block by block decoding schedule in most partial-parallel layered architectures, all the messages within each layer are updated simultaneously in the proposed fully-parallel layered decoder architecture. Meanwhile, the message updating is separated into bit-serial style to reduce hardware complexity. A 6-bit implementation is adopted in the decoder chip, since simulations demonstrate that 6-bit quantization is the best trade-off between performance and complexity. Moreover, the two-layer concurrent processing technique is proposed to further increase the parallelism for low code rates. Implementation results show that the decoder chip saves 22.2% storage bits and only takes 2448 clock cycles per iteration for all the code rates defined in WiMAX standard. It occupies 3.36mm2 in SMIC 65 nm CMOS process, and realizes 1056 Mbps throughput at 1.2V, 110MHz and 10 iterations with 115mW power occupation, which infers a power efficiency of 10.9 pJ/bit/iteration. The power efficiency is improved 63.6% in normalized comparison with the state-of-art WiMAX LDPC decoder.

    AB - Structured quasi-cyclic low-density parity-check (QCLDPC) codes have been adopted in many wireless communication standards, such as WiMAX, Wi-Fi and WPAN. To completely support the variable code rate (multi-rate) and variable code length (multi-length) implementation for universal applications, the partial-parallel layered LDPC decoder architecture is straightforward and widely used in the decoder design. In this paper, we propose a high parallel LDPC decoder architecture for WiMAX system with dedicated ASIC design. Different from the block by block decoding schedule in most partial-parallel layered architectures, all the messages within each layer are updated simultaneously in the proposed fully-parallel layered decoder architecture. Meanwhile, the message updating is separated into bit-serial style to reduce hardware complexity. A 6-bit implementation is adopted in the decoder chip, since simulations demonstrate that 6-bit quantization is the best trade-off between performance and complexity. Moreover, the two-layer concurrent processing technique is proposed to further increase the parallelism for low code rates. Implementation results show that the decoder chip saves 22.2% storage bits and only takes 2448 clock cycles per iteration for all the code rates defined in WiMAX standard. It occupies 3.36mm2 in SMIC 65 nm CMOS process, and realizes 1056 Mbps throughput at 1.2V, 110MHz and 10 iterations with 115mW power occupation, which infers a power efficiency of 10.9 pJ/bit/iteration. The power efficiency is improved 63.6% in normalized comparison with the state-of-art WiMAX LDPC decoder.

    KW - Bit-serial

    KW - Layered scheduling

    KW - QC-LDPC

    KW - WiMAX

    UR - http://www.scopus.com/inward/record.url?scp=84870508594&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84870508594&partnerID=8YFLogxK

    U2 - 10.1587/transfun.E95.A.2384

    DO - 10.1587/transfun.E95.A.2384

    M3 - Article

    VL - E95-A

    SP - 2384

    EP - 2391

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 12

    ER -