A 125-mm2 1-Gb NAND flash memory with 10-MByte/s program speed

Kenichi Imamiya, Hiroshi Nakamura, Toshihiko Himeno, Toshio Yamamura, Tamio Ikehashi, Ken Takeuchi, Kazushige Kanda, Koji Hosono, Takuya Futatsuyama, Koichi Kawai, Riichiro Shirota, Norihisa Arai, Fumitaka Arai, Kazuo Hatakeyama, Hiroaki Hazama, Masanobu Saito, Hisataka Meguro, Kevin Conley, Khandker Quader, Jian J. Chen

Research output: Contribution to journalArticle

21 Citations (Scopus)

Abstract

A single 3-V only, 1-Gb NAND flash memory has been successfully developed. The chip has been fabricated using 0.13-μm CMOS STI technology. The effective cell size including the select transistors is 0.077 μm2. To decrease the chip size, a new architecture is introduced. The in-series connected memory cells are increased from 16 to 32. Furthermore, as many as 16 k memory cells are connected to the same wordline. As a result, the chip size is decreased by 15%. A very small die size of 125 mm2 and an excellent cell area efficiency of 70% are achieved. As for the performance, a very fast programming and serial read are realized. The higest program throughput ever of 10.6-MByte/s is realized: 1) by quadrupling the page size and 2) by newly introducing a write cache. In addition, the garbage collection is accelerated to 9.4-MByte/s. In addition, the write cache accelerates the serial read operation and a very fast 20-MByte/s read throughput is realized.

Original languageEnglish
Pages (from-to)1493-1501
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Volume37
Issue number11
DOIs
Publication statusPublished - 2002 Nov 1
Externally publishedYes

Fingerprint

Flash memory
Throughput
Data storage equipment
Transistors

Keywords

  • Flash memory
  • High-speed programming
  • NAND flash memory
  • Write cache

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Imamiya, K., Nakamura, H., Himeno, T., Yamamura, T., Ikehashi, T., Takeuchi, K., ... Chen, J. J. (2002). A 125-mm2 1-Gb NAND flash memory with 10-MByte/s program speed. IEEE Journal of Solid-State Circuits, 37(11), 1493-1501. https://doi.org/10.1109/JSSC.2002.802355

A 125-mm2 1-Gb NAND flash memory with 10-MByte/s program speed. / Imamiya, Kenichi; Nakamura, Hiroshi; Himeno, Toshihiko; Yamamura, Toshio; Ikehashi, Tamio; Takeuchi, Ken; Kanda, Kazushige; Hosono, Koji; Futatsuyama, Takuya; Kawai, Koichi; Shirota, Riichiro; Arai, Norihisa; Arai, Fumitaka; Hatakeyama, Kazuo; Hazama, Hiroaki; Saito, Masanobu; Meguro, Hisataka; Conley, Kevin; Quader, Khandker; Chen, Jian J.

In: IEEE Journal of Solid-State Circuits, Vol. 37, No. 11, 01.11.2002, p. 1493-1501.

Research output: Contribution to journalArticle

Imamiya, K, Nakamura, H, Himeno, T, Yamamura, T, Ikehashi, T, Takeuchi, K, Kanda, K, Hosono, K, Futatsuyama, T, Kawai, K, Shirota, R, Arai, N, Arai, F, Hatakeyama, K, Hazama, H, Saito, M, Meguro, H, Conley, K, Quader, K & Chen, JJ 2002, 'A 125-mm2 1-Gb NAND flash memory with 10-MByte/s program speed', IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1493-1501. https://doi.org/10.1109/JSSC.2002.802355
Imamiya, Kenichi ; Nakamura, Hiroshi ; Himeno, Toshihiko ; Yamamura, Toshio ; Ikehashi, Tamio ; Takeuchi, Ken ; Kanda, Kazushige ; Hosono, Koji ; Futatsuyama, Takuya ; Kawai, Koichi ; Shirota, Riichiro ; Arai, Norihisa ; Arai, Fumitaka ; Hatakeyama, Kazuo ; Hazama, Hiroaki ; Saito, Masanobu ; Meguro, Hisataka ; Conley, Kevin ; Quader, Khandker ; Chen, Jian J. / A 125-mm2 1-Gb NAND flash memory with 10-MByte/s program speed. In: IEEE Journal of Solid-State Circuits. 2002 ; Vol. 37, No. 11. pp. 1493-1501.
@article{586b5801b3ce4c9891c883a09b80343b,
title = "A 125-mm2 1-Gb NAND flash memory with 10-MByte/s program speed",
abstract = "A single 3-V only, 1-Gb NAND flash memory has been successfully developed. The chip has been fabricated using 0.13-μm CMOS STI technology. The effective cell size including the select transistors is 0.077 μm2. To decrease the chip size, a new architecture is introduced. The in-series connected memory cells are increased from 16 to 32. Furthermore, as many as 16 k memory cells are connected to the same wordline. As a result, the chip size is decreased by 15{\%}. A very small die size of 125 mm2 and an excellent cell area efficiency of 70{\%} are achieved. As for the performance, a very fast programming and serial read are realized. The higest program throughput ever of 10.6-MByte/s is realized: 1) by quadrupling the page size and 2) by newly introducing a write cache. In addition, the garbage collection is accelerated to 9.4-MByte/s. In addition, the write cache accelerates the serial read operation and a very fast 20-MByte/s read throughput is realized.",
keywords = "Flash memory, High-speed programming, NAND flash memory, Write cache",
author = "Kenichi Imamiya and Hiroshi Nakamura and Toshihiko Himeno and Toshio Yamamura and Tamio Ikehashi and Ken Takeuchi and Kazushige Kanda and Koji Hosono and Takuya Futatsuyama and Koichi Kawai and Riichiro Shirota and Norihisa Arai and Fumitaka Arai and Kazuo Hatakeyama and Hiroaki Hazama and Masanobu Saito and Hisataka Meguro and Kevin Conley and Khandker Quader and Chen, {Jian J.}",
year = "2002",
month = "11",
day = "1",
doi = "10.1109/JSSC.2002.802355",
language = "English",
volume = "37",
pages = "1493--1501",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - A 125-mm2 1-Gb NAND flash memory with 10-MByte/s program speed

AU - Imamiya, Kenichi

AU - Nakamura, Hiroshi

AU - Himeno, Toshihiko

AU - Yamamura, Toshio

AU - Ikehashi, Tamio

AU - Takeuchi, Ken

AU - Kanda, Kazushige

AU - Hosono, Koji

AU - Futatsuyama, Takuya

AU - Kawai, Koichi

AU - Shirota, Riichiro

AU - Arai, Norihisa

AU - Arai, Fumitaka

AU - Hatakeyama, Kazuo

AU - Hazama, Hiroaki

AU - Saito, Masanobu

AU - Meguro, Hisataka

AU - Conley, Kevin

AU - Quader, Khandker

AU - Chen, Jian J.

PY - 2002/11/1

Y1 - 2002/11/1

N2 - A single 3-V only, 1-Gb NAND flash memory has been successfully developed. The chip has been fabricated using 0.13-μm CMOS STI technology. The effective cell size including the select transistors is 0.077 μm2. To decrease the chip size, a new architecture is introduced. The in-series connected memory cells are increased from 16 to 32. Furthermore, as many as 16 k memory cells are connected to the same wordline. As a result, the chip size is decreased by 15%. A very small die size of 125 mm2 and an excellent cell area efficiency of 70% are achieved. As for the performance, a very fast programming and serial read are realized. The higest program throughput ever of 10.6-MByte/s is realized: 1) by quadrupling the page size and 2) by newly introducing a write cache. In addition, the garbage collection is accelerated to 9.4-MByte/s. In addition, the write cache accelerates the serial read operation and a very fast 20-MByte/s read throughput is realized.

AB - A single 3-V only, 1-Gb NAND flash memory has been successfully developed. The chip has been fabricated using 0.13-μm CMOS STI technology. The effective cell size including the select transistors is 0.077 μm2. To decrease the chip size, a new architecture is introduced. The in-series connected memory cells are increased from 16 to 32. Furthermore, as many as 16 k memory cells are connected to the same wordline. As a result, the chip size is decreased by 15%. A very small die size of 125 mm2 and an excellent cell area efficiency of 70% are achieved. As for the performance, a very fast programming and serial read are realized. The higest program throughput ever of 10.6-MByte/s is realized: 1) by quadrupling the page size and 2) by newly introducing a write cache. In addition, the garbage collection is accelerated to 9.4-MByte/s. In addition, the write cache accelerates the serial read operation and a very fast 20-MByte/s read throughput is realized.

KW - Flash memory

KW - High-speed programming

KW - NAND flash memory

KW - Write cache

UR - http://www.scopus.com/inward/record.url?scp=0036858243&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036858243&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2002.802355

DO - 10.1109/JSSC.2002.802355

M3 - Article

VL - 37

SP - 1493

EP - 1501

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 11

ER -