A 14-GHz-Band Harmonic Tuned Low-Power Low-Phase-Noise VCO IC with a Novel Bias Feedback Circuit in 40-nm CMOS SOI

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, a harmonic tuned low-power low-phase-noise VCO IC with a novel bias feedback circuit is proposed. The transformer-based LC tank providing high impedance at the second and third harmonics is used to improve the phase noise performance. In addition, a novel feedback circuit is designed to suppress the gate-to-source voltage of the core transistors under their threshold voltage at the steady state while guaranteeing the robust start-up of the oscillation. The novel feedback circuit that requires no dc power supply can operate with an extremely small additional dc power consumption. The proposed VCO IC is designed, fabricated, and fully evaluated on-wafer in 40-nm CMOS SOI process. The proposed VCO IC has exhibited a measured best phase noise of-131.8 dBc/Hz at 10-MHz offset from the oscillation frequency of 14.94 GHz under a dc power consumption of only 1.4 mW.

Original languageEnglish
Title of host publication2022 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2022
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages167-170
Number of pages4
ISBN (Electronic)9781665496117
DOIs
Publication statusPublished - 2022
Event2022 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2022 - Denver, United States
Duration: 2022 Jun 192022 Jun 21

Publication series

NameDigest of Papers - IEEE Radio Frequency Integrated Circuits Symposium
Volume2022-June
ISSN (Print)1529-2517

Conference

Conference2022 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2022
Country/TerritoryUnited States
CityDenver
Period22/6/1922/6/21

Keywords

  • CMOS SOI
  • VCO IC
  • feedback
  • harmonics
  • low power
  • phase noise

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint

Dive into the research topics of 'A 14-GHz-Band Harmonic Tuned Low-Power Low-Phase-Noise VCO IC with a Novel Bias Feedback Circuit in 40-nm CMOS SOI'. Together they form a unique fingerprint.

Cite this