A 14-GHz-Band Highly Linear Stacked FET Power Amplifier IC with 20.1 dBm P1dB and 40.1% PAE in 56-nm SOI CMOS

Cuilin Chen, Tsuyoshi Sugiura, Toshihiko Yoshimasu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

A high efficiency linear power amplifier (PA) IC is presented for 14 GHz-band wireless communication systems. A novel adaptive bias circuit with four-stacked MOSFET structure is proposed to enhance both the linearity and efficiency of the PA IC over the wide input power range. The PA IC is designed, fabricated and fully tested in 56-nm SOI CMOS. In linear mode, the PA IC has exhibited an output P1dB of 20.1 dBm at 14 GHz and a supply voltage of 4.0 V. The measured PAE at P1dB is as high as 40.1%. Moreover, the peak PAE of 41.6% is achieved in efficient mode.

Original languageEnglish
Title of host publicationEuMIC 2018 - 2018 13th European Microwave Integrated Circuits Conference
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages182-185
Number of pages4
ISBN (Electronic)9782874870521
DOIs
Publication statusPublished - 2018 Nov 16
Event13th European Microwave Integrated Circuits Conference, EuMIC 2018 - Madrid, Spain
Duration: 2018 Sept 242018 Sept 25

Publication series

NameEuMIC 2018 - 2018 13th European Microwave Integrated Circuits Conference

Other

Other13th European Microwave Integrated Circuits Conference, EuMIC 2018
Country/TerritorySpain
CityMadrid
Period18/9/2418/9/25

Keywords

  • SOI CMOS
  • adaptive bias circuit
  • high efficiency
  • high linearity

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials
  • Instrumentation

Fingerprint

Dive into the research topics of 'A 14-GHz-Band Highly Linear Stacked FET Power Amplifier IC with 20.1 dBm P1dB and 40.1% PAE in 56-nm SOI CMOS'. Together they form a unique fingerprint.

Cite this