A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P

Zhenyu Liu, Yang Song, Ming Shao, Shen Li, Ngfeng Li, Shunichi Ishiwata, Masaki Nakagawa, Satoshi Goto, Takeshi Ikenaga

Research output: Chapter in Book/Report/Conference proceedingConference contribution

40 Citations (Scopus)

Abstract

A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30fps is implemented with the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions. The 11.5Gbps 64Mb System-in-Silicon DRAMA is embedded to alleviate the external memory bandwidth. With TSMC 0.1.8μm CMOS technology, the SoC core occupies 27.1 mm2 die area and consumes 1.41W at 200MHz in typical work conditions.

Original languageEnglish
Title of host publicationIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Pages12-13
Number of pages2
DOIs
Publication statusPublished - 2007
Event2007 Symposium on VLSI Circuits, VLSIC - Kyoto
Duration: 2007 Jun 142007 Jun 16

Other

Other2007 Symposium on VLSI Circuits, VLSIC
CityKyoto
Period07/6/1407/6/16

Fingerprint

Hardware
High definition television
Engines
Bandwidth
Data storage equipment
Silicon
System-on-chip

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Liu, Z., Song, Y., Shao, M., Li, S., Li, N., Ishiwata, S., ... Ikenaga, T. (2007). A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers (pp. 12-13). [4342716] https://doi.org/10.1109/VLSIC.2007.4342716

A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P. / Liu, Zhenyu; Song, Yang; Shao, Ming; Li, Shen; Li, Ngfeng; Ishiwata, Shunichi; Nakagawa, Masaki; Goto, Satoshi; Ikenaga, Takeshi.

IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2007. p. 12-13 4342716.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Liu, Z, Song, Y, Shao, M, Li, S, Li, N, Ishiwata, S, Nakagawa, M, Goto, S & Ikenaga, T 2007, A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P. in IEEE Symposium on VLSI Circuits, Digest of Technical Papers., 4342716, pp. 12-13, 2007 Symposium on VLSI Circuits, VLSIC, Kyoto, 07/6/14. https://doi.org/10.1109/VLSIC.2007.4342716
Liu Z, Song Y, Shao M, Li S, Li N, Ishiwata S et al. A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2007. p. 12-13. 4342716 https://doi.org/10.1109/VLSIC.2007.4342716
Liu, Zhenyu ; Song, Yang ; Shao, Ming ; Li, Shen ; Li, Ngfeng ; Ishiwata, Shunichi ; Nakagawa, Masaki ; Goto, Satoshi ; Ikenaga, Takeshi. / A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P. IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2007. pp. 12-13
@inproceedings{9fac55d4fbf0461c9e66d9ed03e1c23c,
title = "A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P",
abstract = "A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30fps is implemented with the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions. The 11.5Gbps 64Mb System-in-Silicon DRAMA is embedded to alleviate the external memory bandwidth. With TSMC 0.1.8μm CMOS technology, the SoC core occupies 27.1 mm2 die area and consumes 1.41W at 200MHz in typical work conditions.",
author = "Zhenyu Liu and Yang Song and Ming Shao and Shen Li and Ngfeng Li and Shunichi Ishiwata and Masaki Nakagawa and Satoshi Goto and Takeshi Ikenaga",
year = "2007",
doi = "10.1109/VLSIC.2007.4342716",
language = "English",
isbn = "9784900784048",
pages = "12--13",
booktitle = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

}

TY - GEN

T1 - A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P

AU - Liu, Zhenyu

AU - Song, Yang

AU - Shao, Ming

AU - Li, Shen

AU - Li, Ngfeng

AU - Ishiwata, Shunichi

AU - Nakagawa, Masaki

AU - Goto, Satoshi

AU - Ikenaga, Takeshi

PY - 2007

Y1 - 2007

N2 - A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30fps is implemented with the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions. The 11.5Gbps 64Mb System-in-Silicon DRAMA is embedded to alleviate the external memory bandwidth. With TSMC 0.1.8μm CMOS technology, the SoC core occupies 27.1 mm2 die area and consumes 1.41W at 200MHz in typical work conditions.

AB - A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30fps is implemented with the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions. The 11.5Gbps 64Mb System-in-Silicon DRAMA is embedded to alleviate the external memory bandwidth. With TSMC 0.1.8μm CMOS technology, the SoC core occupies 27.1 mm2 die area and consumes 1.41W at 200MHz in typical work conditions.

UR - http://www.scopus.com/inward/record.url?scp=39749203476&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39749203476&partnerID=8YFLogxK

U2 - 10.1109/VLSIC.2007.4342716

DO - 10.1109/VLSIC.2007.4342716

M3 - Conference contribution

AN - SCOPUS:39749203476

SN - 9784900784048

SP - 12

EP - 13

BT - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

ER -