A 15-bit 10-Msample/s pipelined A/D converter based on incomplete settling principle

Shuaiqi Wang, Fule Li, Yasuaki Inoue

    Research output: Contribution to journalArticle

    1 Citation (Scopus)

    Abstract

    This paper proposes a 15-bit 10-MS/s pipelined ADC based on the incomplete settling principle. The traditional complete settling stage is improved to the incomplete settling structure through dividing the sampling clock of the traditional stage into two parts for discharging the sampling and feedback capacitors and completing the sampling, respectively. The proposed ADC verifies the correction and validity of optimizing ADCs' conversion speed without additional power consumption through the incomplete settling. This ADC employs scaling-down scheme to achieve low power dissipation and utilizes full-differential structure, bottom-plate-sampling, and capacitor-sharing techniques as well as bit-by-bit digital self-calibration to increase the ADC's linearity. It is processed in 0.18 μm 1P6M CMOS mixed-mode technology. Simulation results show that 82 dB SNDR and 87 dB SFDR are obtained at the sampling rate of 10 MHz with the input sine frequency of 100 kHz and the whole static power dissipation is 21.94 mW.

    Original languageEnglish
    Pages (from-to)2732-2739
    Number of pages8
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE89-A
    Issue number10
    DOIs
    Publication statusPublished - 2006 Oct

    Fingerprint

    Converter
    Sampling
    Capacitor
    Dissipation
    Energy dissipation
    Capacitors
    Self-calibration
    Mixed Mode
    Linearity
    Power Consumption
    Clocks
    Sharing
    Electric power utilization
    Calibration
    Scaling
    Verify
    Feedback
    Simulation

    Keywords

    • A/D conversion
    • Incomplete settling
    • Low power dissipation
    • Pipelined

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Hardware and Architecture
    • Information Systems

    Cite this

    A 15-bit 10-Msample/s pipelined A/D converter based on incomplete settling principle. / Wang, Shuaiqi; Li, Fule; Inoue, Yasuaki.

    In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E89-A, No. 10, 10.2006, p. 2732-2739.

    Research output: Contribution to journalArticle

    @article{d26a34b9fc0e48b4924df49598757f64,
    title = "A 15-bit 10-Msample/s pipelined A/D converter based on incomplete settling principle",
    abstract = "This paper proposes a 15-bit 10-MS/s pipelined ADC based on the incomplete settling principle. The traditional complete settling stage is improved to the incomplete settling structure through dividing the sampling clock of the traditional stage into two parts for discharging the sampling and feedback capacitors and completing the sampling, respectively. The proposed ADC verifies the correction and validity of optimizing ADCs' conversion speed without additional power consumption through the incomplete settling. This ADC employs scaling-down scheme to achieve low power dissipation and utilizes full-differential structure, bottom-plate-sampling, and capacitor-sharing techniques as well as bit-by-bit digital self-calibration to increase the ADC's linearity. It is processed in 0.18 μm 1P6M CMOS mixed-mode technology. Simulation results show that 82 dB SNDR and 87 dB SFDR are obtained at the sampling rate of 10 MHz with the input sine frequency of 100 kHz and the whole static power dissipation is 21.94 mW.",
    keywords = "A/D conversion, Incomplete settling, Low power dissipation, Pipelined",
    author = "Shuaiqi Wang and Fule Li and Yasuaki Inoue",
    year = "2006",
    month = "10",
    doi = "10.1093/ietfec/e89-a.10.2732",
    language = "English",
    volume = "E89-A",
    pages = "2732--2739",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "10",

    }

    TY - JOUR

    T1 - A 15-bit 10-Msample/s pipelined A/D converter based on incomplete settling principle

    AU - Wang, Shuaiqi

    AU - Li, Fule

    AU - Inoue, Yasuaki

    PY - 2006/10

    Y1 - 2006/10

    N2 - This paper proposes a 15-bit 10-MS/s pipelined ADC based on the incomplete settling principle. The traditional complete settling stage is improved to the incomplete settling structure through dividing the sampling clock of the traditional stage into two parts for discharging the sampling and feedback capacitors and completing the sampling, respectively. The proposed ADC verifies the correction and validity of optimizing ADCs' conversion speed without additional power consumption through the incomplete settling. This ADC employs scaling-down scheme to achieve low power dissipation and utilizes full-differential structure, bottom-plate-sampling, and capacitor-sharing techniques as well as bit-by-bit digital self-calibration to increase the ADC's linearity. It is processed in 0.18 μm 1P6M CMOS mixed-mode technology. Simulation results show that 82 dB SNDR and 87 dB SFDR are obtained at the sampling rate of 10 MHz with the input sine frequency of 100 kHz and the whole static power dissipation is 21.94 mW.

    AB - This paper proposes a 15-bit 10-MS/s pipelined ADC based on the incomplete settling principle. The traditional complete settling stage is improved to the incomplete settling structure through dividing the sampling clock of the traditional stage into two parts for discharging the sampling and feedback capacitors and completing the sampling, respectively. The proposed ADC verifies the correction and validity of optimizing ADCs' conversion speed without additional power consumption through the incomplete settling. This ADC employs scaling-down scheme to achieve low power dissipation and utilizes full-differential structure, bottom-plate-sampling, and capacitor-sharing techniques as well as bit-by-bit digital self-calibration to increase the ADC's linearity. It is processed in 0.18 μm 1P6M CMOS mixed-mode technology. Simulation results show that 82 dB SNDR and 87 dB SFDR are obtained at the sampling rate of 10 MHz with the input sine frequency of 100 kHz and the whole static power dissipation is 21.94 mW.

    KW - A/D conversion

    KW - Incomplete settling

    KW - Low power dissipation

    KW - Pipelined

    UR - http://www.scopus.com/inward/record.url?scp=33750052619&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=33750052619&partnerID=8YFLogxK

    U2 - 10.1093/ietfec/e89-a.10.2732

    DO - 10.1093/ietfec/e89-a.10.2732

    M3 - Article

    AN - SCOPUS:33750052619

    VL - E89-A

    SP - 2732

    EP - 2739

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 10

    ER -