A 15-bit 10-msample/s pipelined A/D converter based on incomplete settling principle

Shuaiqi Wang, Fule Li, Yasuaki Inoue

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    This paper proposes a 15-bit 10-MS/s pipelined ADC. To implement the incomplete settling principle, the traditional complete settling stage is improved to the incomplete settling structure through dividing the sampling clock of the traditional stage into two parts for discharging the sampling and feedback capacitors and completing the sampling, respectively. It verifies the correction and validity of optimizing ADCs' conversion speed without increasing power consumption through the incomplete settling. It is processed in 0.18μm 1P6M CMOS mixed-mode technology. Simulation results show that 82dB SNDR and 87dB SFDR are obtained at the sampling rate of 10MHz with the input sine frequency of 100KHz and the whole static power dissipation is 21.94mW.

    Original languageEnglish
    Title of host publication2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings
    Pages2176-2180
    Number of pages5
    Volume4
    DOIs
    Publication statusPublished - 2006
    Event2006 International Conference on Communications, Circuits and Systems, ICCCAS - Guilin
    Duration: 2006 Jun 252006 Jun 28

    Other

    Other2006 International Conference on Communications, Circuits and Systems, ICCCAS
    CityGuilin
    Period06/6/2506/6/28

    Fingerprint

    Sampling
    Clocks
    Energy dissipation
    Electric power utilization
    Capacitors
    Feedback

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    Wang, S., Li, F., & Inoue, Y. (2006). A 15-bit 10-msample/s pipelined A/D converter based on incomplete settling principle. In 2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings (Vol. 4, pp. 2176-2180). [4064355] https://doi.org/10.1109/ICCCAS.2006.285108

    A 15-bit 10-msample/s pipelined A/D converter based on incomplete settling principle. / Wang, Shuaiqi; Li, Fule; Inoue, Yasuaki.

    2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings. Vol. 4 2006. p. 2176-2180 4064355.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Wang, S, Li, F & Inoue, Y 2006, A 15-bit 10-msample/s pipelined A/D converter based on incomplete settling principle. in 2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings. vol. 4, 4064355, pp. 2176-2180, 2006 International Conference on Communications, Circuits and Systems, ICCCAS, Guilin, 06/6/25. https://doi.org/10.1109/ICCCAS.2006.285108
    Wang S, Li F, Inoue Y. A 15-bit 10-msample/s pipelined A/D converter based on incomplete settling principle. In 2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings. Vol. 4. 2006. p. 2176-2180. 4064355 https://doi.org/10.1109/ICCCAS.2006.285108
    Wang, Shuaiqi ; Li, Fule ; Inoue, Yasuaki. / A 15-bit 10-msample/s pipelined A/D converter based on incomplete settling principle. 2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings. Vol. 4 2006. pp. 2176-2180
    @inproceedings{3e29d56f86e14e009de2dcbd9a166482,
    title = "A 15-bit 10-msample/s pipelined A/D converter based on incomplete settling principle",
    abstract = "This paper proposes a 15-bit 10-MS/s pipelined ADC. To implement the incomplete settling principle, the traditional complete settling stage is improved to the incomplete settling structure through dividing the sampling clock of the traditional stage into two parts for discharging the sampling and feedback capacitors and completing the sampling, respectively. It verifies the correction and validity of optimizing ADCs' conversion speed without increasing power consumption through the incomplete settling. It is processed in 0.18μm 1P6M CMOS mixed-mode technology. Simulation results show that 82dB SNDR and 87dB SFDR are obtained at the sampling rate of 10MHz with the input sine frequency of 100KHz and the whole static power dissipation is 21.94mW.",
    author = "Shuaiqi Wang and Fule Li and Yasuaki Inoue",
    year = "2006",
    doi = "10.1109/ICCCAS.2006.285108",
    language = "English",
    isbn = "0780395840",
    volume = "4",
    pages = "2176--2180",
    booktitle = "2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings",

    }

    TY - GEN

    T1 - A 15-bit 10-msample/s pipelined A/D converter based on incomplete settling principle

    AU - Wang, Shuaiqi

    AU - Li, Fule

    AU - Inoue, Yasuaki

    PY - 2006

    Y1 - 2006

    N2 - This paper proposes a 15-bit 10-MS/s pipelined ADC. To implement the incomplete settling principle, the traditional complete settling stage is improved to the incomplete settling structure through dividing the sampling clock of the traditional stage into two parts for discharging the sampling and feedback capacitors and completing the sampling, respectively. It verifies the correction and validity of optimizing ADCs' conversion speed without increasing power consumption through the incomplete settling. It is processed in 0.18μm 1P6M CMOS mixed-mode technology. Simulation results show that 82dB SNDR and 87dB SFDR are obtained at the sampling rate of 10MHz with the input sine frequency of 100KHz and the whole static power dissipation is 21.94mW.

    AB - This paper proposes a 15-bit 10-MS/s pipelined ADC. To implement the incomplete settling principle, the traditional complete settling stage is improved to the incomplete settling structure through dividing the sampling clock of the traditional stage into two parts for discharging the sampling and feedback capacitors and completing the sampling, respectively. It verifies the correction and validity of optimizing ADCs' conversion speed without increasing power consumption through the incomplete settling. It is processed in 0.18μm 1P6M CMOS mixed-mode technology. Simulation results show that 82dB SNDR and 87dB SFDR are obtained at the sampling rate of 10MHz with the input sine frequency of 100KHz and the whole static power dissipation is 21.94mW.

    UR - http://www.scopus.com/inward/record.url?scp=39749142047&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=39749142047&partnerID=8YFLogxK

    U2 - 10.1109/ICCCAS.2006.285108

    DO - 10.1109/ICCCAS.2006.285108

    M3 - Conference contribution

    AN - SCOPUS:39749142047

    SN - 0780395840

    SN - 9780780395848

    VL - 4

    SP - 2176

    EP - 2180

    BT - 2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings

    ER -