A 1.59 Gpixel/s motion estimation processor with -211 to +211 search range for UHDTV video encoder

Dajiang Zhou, Jinjia Zhou, Gang He, Satoshi Goto

Research output: Contribution to journalArticle

15 Citations (Scopus)

Abstract

3840 × 2160 and 7680 × 4320 UHDTV formats deliver remarkably enhanced visual experience relative to high definition but in the meanwhile involve huge complexity and memory bandwidth requirements in video encoding. Especially, enlarged motion distances of UHDTV lead to additional difficulties in the implementation of motion estimation, which is originally the most critical bottleneck of an encoder. This paper presents a motion estimation processor design for H.264/AVC. A test chip is implemented in 40 nm CMOS. With algorithm and architecture co-optimization, the processor delivers a maximum throughput of 1.59 Gpixel/s for 7680 × 4320 48 fps video, at least 7.5 times faster than previous designs. The corresponding core power dissipation is 622 mW at 210 MHz, with energy efficiency improved by at least 23%. The chip's DRAM bandwidth requirement is also 68% lower than previous chips. With a maximum search range of ±211 (horizontal) by ±106 (vertical) around a predictive search center, the proposed motion estimation processor well accommodates the high motion of UHDTV.

Original languageEnglish
Article number6687281
Pages (from-to)827-837
Number of pages11
JournalIEEE Journal of Solid-State Circuits
Volume49
Issue number4
DOIs
Publication statusPublished - 2014

Fingerprint

Motion estimation
Bandwidth
Dynamic random access storage
Energy efficiency
Energy dissipation
Throughput
Data storage equipment

Keywords

  • ASIC
  • H264/AVC
  • motion estimation
  • SHV
  • super hi-vision
  • UHDTV
  • ultra high definition television
  • video encoder
  • VLSI

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A 1.59 Gpixel/s motion estimation processor with -211 to +211 search range for UHDTV video encoder. / Zhou, Dajiang; Zhou, Jinjia; He, Gang; Goto, Satoshi.

In: IEEE Journal of Solid-State Circuits, Vol. 49, No. 4, 6687281, 2014, p. 827-837.

Research output: Contribution to journalArticle

Zhou, Dajiang ; Zhou, Jinjia ; He, Gang ; Goto, Satoshi. / A 1.59 Gpixel/s motion estimation processor with -211 to +211 search range for UHDTV video encoder. In: IEEE Journal of Solid-State Circuits. 2014 ; Vol. 49, No. 4. pp. 827-837.
@article{ed585be56da44daaad295ea21c7aebf8,
title = "A 1.59 Gpixel/s motion estimation processor with -211 to +211 search range for UHDTV video encoder",
abstract = "3840 × 2160 and 7680 × 4320 UHDTV formats deliver remarkably enhanced visual experience relative to high definition but in the meanwhile involve huge complexity and memory bandwidth requirements in video encoding. Especially, enlarged motion distances of UHDTV lead to additional difficulties in the implementation of motion estimation, which is originally the most critical bottleneck of an encoder. This paper presents a motion estimation processor design for H.264/AVC. A test chip is implemented in 40 nm CMOS. With algorithm and architecture co-optimization, the processor delivers a maximum throughput of 1.59 Gpixel/s for 7680 × 4320 48 fps video, at least 7.5 times faster than previous designs. The corresponding core power dissipation is 622 mW at 210 MHz, with energy efficiency improved by at least 23{\%}. The chip's DRAM bandwidth requirement is also 68{\%} lower than previous chips. With a maximum search range of ±211 (horizontal) by ±106 (vertical) around a predictive search center, the proposed motion estimation processor well accommodates the high motion of UHDTV.",
keywords = "ASIC, H264/AVC, motion estimation, SHV, super hi-vision, UHDTV, ultra high definition television, video encoder, VLSI",
author = "Dajiang Zhou and Jinjia Zhou and Gang He and Satoshi Goto",
year = "2014",
doi = "10.1109/JSSC.2013.2293136",
language = "English",
volume = "49",
pages = "827--837",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - A 1.59 Gpixel/s motion estimation processor with -211 to +211 search range for UHDTV video encoder

AU - Zhou, Dajiang

AU - Zhou, Jinjia

AU - He, Gang

AU - Goto, Satoshi

PY - 2014

Y1 - 2014

N2 - 3840 × 2160 and 7680 × 4320 UHDTV formats deliver remarkably enhanced visual experience relative to high definition but in the meanwhile involve huge complexity and memory bandwidth requirements in video encoding. Especially, enlarged motion distances of UHDTV lead to additional difficulties in the implementation of motion estimation, which is originally the most critical bottleneck of an encoder. This paper presents a motion estimation processor design for H.264/AVC. A test chip is implemented in 40 nm CMOS. With algorithm and architecture co-optimization, the processor delivers a maximum throughput of 1.59 Gpixel/s for 7680 × 4320 48 fps video, at least 7.5 times faster than previous designs. The corresponding core power dissipation is 622 mW at 210 MHz, with energy efficiency improved by at least 23%. The chip's DRAM bandwidth requirement is also 68% lower than previous chips. With a maximum search range of ±211 (horizontal) by ±106 (vertical) around a predictive search center, the proposed motion estimation processor well accommodates the high motion of UHDTV.

AB - 3840 × 2160 and 7680 × 4320 UHDTV formats deliver remarkably enhanced visual experience relative to high definition but in the meanwhile involve huge complexity and memory bandwidth requirements in video encoding. Especially, enlarged motion distances of UHDTV lead to additional difficulties in the implementation of motion estimation, which is originally the most critical bottleneck of an encoder. This paper presents a motion estimation processor design for H.264/AVC. A test chip is implemented in 40 nm CMOS. With algorithm and architecture co-optimization, the processor delivers a maximum throughput of 1.59 Gpixel/s for 7680 × 4320 48 fps video, at least 7.5 times faster than previous designs. The corresponding core power dissipation is 622 mW at 210 MHz, with energy efficiency improved by at least 23%. The chip's DRAM bandwidth requirement is also 68% lower than previous chips. With a maximum search range of ±211 (horizontal) by ±106 (vertical) around a predictive search center, the proposed motion estimation processor well accommodates the high motion of UHDTV.

KW - ASIC

KW - H264/AVC

KW - motion estimation

KW - SHV

KW - super hi-vision

KW - UHDTV

KW - ultra high definition television

KW - video encoder

KW - VLSI

UR - http://www.scopus.com/inward/record.url?scp=84897528570&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84897528570&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2013.2293136

DO - 10.1109/JSSC.2013.2293136

M3 - Article

VL - 49

SP - 827

EP - 837

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

M1 - 6687281

ER -