A 16M SRAM with improved characteristics using DRAM technology

Yuji Kihara, Yasushi Nakashima, Takashi Izutsu, Masayuki Nakamoto, Yasuhiro Konishi, Tsutomu Yoshihara

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)

    Abstract

    A 16Mbit Low Power SRAM with 0.98um2 cells using 0.15um DRAM and TFT technology has been developed. A new type memory cell technology achieves enough low power, low cost and high soft error immunity without large investment. By these improved characteristics some customers at industrial machines and handy devices decided to use this new type of SRAM by compatibility with SRAM.

    Original languageEnglish
    Title of host publication2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005
    Pages17-20
    Number of pages4
    DOIs
    Publication statusPublished - 2006
    Event1st IEEE Asian Solid-State Circuits Conference, ASSCC 2005 - Hsinchu
    Duration: 2005 Nov 12005 Nov 3

    Other

    Other1st IEEE Asian Solid-State Circuits Conference, ASSCC 2005
    CityHsinchu
    Period05/11/105/11/3

    Fingerprint

    Dynamic random access storage
    Static random access storage
    Data storage equipment
    Costs

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    Kihara, Y., Nakashima, Y., Izutsu, T., Nakamoto, M., Konishi, Y., & Yoshihara, T. (2006). A 16M SRAM with improved characteristics using DRAM technology. In 2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005 (pp. 17-20). [4017520] https://doi.org/10.1109/ASSCC.2005.251778

    A 16M SRAM with improved characteristics using DRAM technology. / Kihara, Yuji; Nakashima, Yasushi; Izutsu, Takashi; Nakamoto, Masayuki; Konishi, Yasuhiro; Yoshihara, Tsutomu.

    2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005. 2006. p. 17-20 4017520.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Kihara, Y, Nakashima, Y, Izutsu, T, Nakamoto, M, Konishi, Y & Yoshihara, T 2006, A 16M SRAM with improved characteristics using DRAM technology. in 2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005., 4017520, pp. 17-20, 1st IEEE Asian Solid-State Circuits Conference, ASSCC 2005, Hsinchu, 05/11/1. https://doi.org/10.1109/ASSCC.2005.251778
    Kihara Y, Nakashima Y, Izutsu T, Nakamoto M, Konishi Y, Yoshihara T. A 16M SRAM with improved characteristics using DRAM technology. In 2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005. 2006. p. 17-20. 4017520 https://doi.org/10.1109/ASSCC.2005.251778
    Kihara, Yuji ; Nakashima, Yasushi ; Izutsu, Takashi ; Nakamoto, Masayuki ; Konishi, Yasuhiro ; Yoshihara, Tsutomu. / A 16M SRAM with improved characteristics using DRAM technology. 2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005. 2006. pp. 17-20
    @inproceedings{6272c4e107424cbdbc2fb7b8eb1d1d09,
    title = "A 16M SRAM with improved characteristics using DRAM technology",
    abstract = "A 16Mbit Low Power SRAM with 0.98um2 cells using 0.15um DRAM and TFT technology has been developed. A new type memory cell technology achieves enough low power, low cost and high soft error immunity without large investment. By these improved characteristics some customers at industrial machines and handy devices decided to use this new type of SRAM by compatibility with SRAM.",
    author = "Yuji Kihara and Yasushi Nakashima and Takashi Izutsu and Masayuki Nakamoto and Yasuhiro Konishi and Tsutomu Yoshihara",
    year = "2006",
    doi = "10.1109/ASSCC.2005.251778",
    language = "English",
    isbn = "0780391624",
    pages = "17--20",
    booktitle = "2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005",

    }

    TY - GEN

    T1 - A 16M SRAM with improved characteristics using DRAM technology

    AU - Kihara, Yuji

    AU - Nakashima, Yasushi

    AU - Izutsu, Takashi

    AU - Nakamoto, Masayuki

    AU - Konishi, Yasuhiro

    AU - Yoshihara, Tsutomu

    PY - 2006

    Y1 - 2006

    N2 - A 16Mbit Low Power SRAM with 0.98um2 cells using 0.15um DRAM and TFT technology has been developed. A new type memory cell technology achieves enough low power, low cost and high soft error immunity without large investment. By these improved characteristics some customers at industrial machines and handy devices decided to use this new type of SRAM by compatibility with SRAM.

    AB - A 16Mbit Low Power SRAM with 0.98um2 cells using 0.15um DRAM and TFT technology has been developed. A new type memory cell technology achieves enough low power, low cost and high soft error immunity without large investment. By these improved characteristics some customers at industrial machines and handy devices decided to use this new type of SRAM by compatibility with SRAM.

    UR - http://www.scopus.com/inward/record.url?scp=34250692026&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=34250692026&partnerID=8YFLogxK

    U2 - 10.1109/ASSCC.2005.251778

    DO - 10.1109/ASSCC.2005.251778

    M3 - Conference contribution

    SN - 0780391624

    SN - 9780780391628

    SP - 17

    EP - 20

    BT - 2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005

    ER -