A 2.5-Ghz 1-V high efficiency CMOS power amplifier IC with a dual-switching transistor and third harmonic tuning technique

Taufiq Alif Kurniawan, Toshihiko Yoshimasu

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper presents a 2.5-GHz low-voltage, high-efficiency CMOS power amplifier (PA) IC in 0.18-µm CMOS technology. The combination of a dual-switching transistor (DST) and a third harmonic tuning technique is proposed. The DST effectively improves the gain at the saturation power region when the additional gain extension of the secondary switching transistor compensates for the gain compression of the primary one. To achieve high-efficiency performance, the third harmonic tuning circuit is connected in parallel to the output load. Therefore, the flattened drain current and voltage waveforms are generated, which in turn reduce the overlapping and the dc power consumption significantly. In addition, a 0.5-V back-gate voltage is applied to the primary switching transistor to realize the low-voltage operation. At 1 V of supply voltage, the proposed PA has achieved a power added efficiency (PAE) of 34.5% and a saturated output power of 10.1 dBm.

Original languageEnglish
Article number69
JournalElectronics (Switzerland)
Volume8
Issue number1
DOIs
Publication statusPublished - 2019 Jan 1

Fingerprint

Power amplifiers
Transistors
Tuning
Electric potential
Drain current
Electric power utilization
Networks (circuits)

Keywords

  • CMOS power amplifier IC
  • Dual-switching transistor
  • High efficiency
  • Low voltage
  • Third harmonic tuning

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Signal Processing
  • Hardware and Architecture
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

A 2.5-Ghz 1-V high efficiency CMOS power amplifier IC with a dual-switching transistor and third harmonic tuning technique. / Kurniawan, Taufiq Alif; Yoshimasu, Toshihiko.

In: Electronics (Switzerland), Vol. 8, No. 1, 69, 01.01.2019.

Research output: Contribution to journalArticle

@article{48cfc2b96292458aaa27e14ba8b58f5b,
title = "A 2.5-Ghz 1-V high efficiency CMOS power amplifier IC with a dual-switching transistor and third harmonic tuning technique",
abstract = "This paper presents a 2.5-GHz low-voltage, high-efficiency CMOS power amplifier (PA) IC in 0.18-µm CMOS technology. The combination of a dual-switching transistor (DST) and a third harmonic tuning technique is proposed. The DST effectively improves the gain at the saturation power region when the additional gain extension of the secondary switching transistor compensates for the gain compression of the primary one. To achieve high-efficiency performance, the third harmonic tuning circuit is connected in parallel to the output load. Therefore, the flattened drain current and voltage waveforms are generated, which in turn reduce the overlapping and the dc power consumption significantly. In addition, a 0.5-V back-gate voltage is applied to the primary switching transistor to realize the low-voltage operation. At 1 V of supply voltage, the proposed PA has achieved a power added efficiency (PAE) of 34.5{\%} and a saturated output power of 10.1 dBm.",
keywords = "CMOS power amplifier IC, Dual-switching transistor, High efficiency, Low voltage, Third harmonic tuning",
author = "Kurniawan, {Taufiq Alif} and Toshihiko Yoshimasu",
year = "2019",
month = "1",
day = "1",
doi = "10.3390/electronics8010069",
language = "English",
volume = "8",
journal = "Electronics Week",
issn = "0039-0895",
publisher = "Penton Publishing Co.",
number = "1",

}

TY - JOUR

T1 - A 2.5-Ghz 1-V high efficiency CMOS power amplifier IC with a dual-switching transistor and third harmonic tuning technique

AU - Kurniawan, Taufiq Alif

AU - Yoshimasu, Toshihiko

PY - 2019/1/1

Y1 - 2019/1/1

N2 - This paper presents a 2.5-GHz low-voltage, high-efficiency CMOS power amplifier (PA) IC in 0.18-µm CMOS technology. The combination of a dual-switching transistor (DST) and a third harmonic tuning technique is proposed. The DST effectively improves the gain at the saturation power region when the additional gain extension of the secondary switching transistor compensates for the gain compression of the primary one. To achieve high-efficiency performance, the third harmonic tuning circuit is connected in parallel to the output load. Therefore, the flattened drain current and voltage waveforms are generated, which in turn reduce the overlapping and the dc power consumption significantly. In addition, a 0.5-V back-gate voltage is applied to the primary switching transistor to realize the low-voltage operation. At 1 V of supply voltage, the proposed PA has achieved a power added efficiency (PAE) of 34.5% and a saturated output power of 10.1 dBm.

AB - This paper presents a 2.5-GHz low-voltage, high-efficiency CMOS power amplifier (PA) IC in 0.18-µm CMOS technology. The combination of a dual-switching transistor (DST) and a third harmonic tuning technique is proposed. The DST effectively improves the gain at the saturation power region when the additional gain extension of the secondary switching transistor compensates for the gain compression of the primary one. To achieve high-efficiency performance, the third harmonic tuning circuit is connected in parallel to the output load. Therefore, the flattened drain current and voltage waveforms are generated, which in turn reduce the overlapping and the dc power consumption significantly. In addition, a 0.5-V back-gate voltage is applied to the primary switching transistor to realize the low-voltage operation. At 1 V of supply voltage, the proposed PA has achieved a power added efficiency (PAE) of 34.5% and a saturated output power of 10.1 dBm.

KW - CMOS power amplifier IC

KW - Dual-switching transistor

KW - High efficiency

KW - Low voltage

KW - Third harmonic tuning

UR - http://www.scopus.com/inward/record.url?scp=85060210395&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85060210395&partnerID=8YFLogxK

U2 - 10.3390/electronics8010069

DO - 10.3390/electronics8010069

M3 - Article

AN - SCOPUS:85060210395

VL - 8

JO - Electronics Week

JF - Electronics Week

SN - 0039-0895

IS - 1

M1 - 69

ER -