A 250 mV bit-line swing scheme for 1-v operating gigabit scale drams

Tsuneo Inaba, Daisaburo Takashima, Yukihito Oowaki, Tohru Ozaklt, Shigeyoshi Watanabe, Takashi Ohsawa, Kazunorî Ohuchi, Hiroyuki Tango

Research output: Contribution to journalArticle

Abstract

This paper proposes a small 1/4 Vcc bit-line swing scheme and a related sense amplifier scheme for low power 1 V operating DRAM. Using the proposed small bit-line swing scheme, the stress bias of memory cell transistor and capacitor is reduced to half that of the conventional DRAM, resulting in improvement of device reliability. The proposed sense amplifier scheme achieves high speed and stable sensing/restoring operation at 250mV bit-line swing, which is much smaller than threshold voltage. The proposed scheme reduces the total power dissipation of bit-line sensing/restoring operation to 40% of the conventional one. This paper also proposes a small 4F2 size memory cell and a new twisted bit-line scheme. The array noise is reduced to 8.6% of the conventional DRAM.

Original languageEnglish
Pages (from-to)1699-1705
Number of pages7
JournalIEICE Transactions on Electronics
VolumeE79-C
Issue number12
Publication statusPublished - 1996
Externally publishedYes

Fingerprint

Dynamic random access storage
Data storage equipment
Threshold voltage
Energy dissipation
Transistors
Capacitors

Keywords

  • Bit-line
  • DRAM
  • Memory cell
  • Power dissipation
  • Reliability
  • Sense amplifier
  • Small swing
  • Threshold voltage
  • Wordline

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Inaba, T., Takashima, D., Oowaki, Y., Ozaklt, T., Watanabe, S., Ohsawa, T., ... Tango, H. (1996). A 250 mV bit-line swing scheme for 1-v operating gigabit scale drams. IEICE Transactions on Electronics, E79-C(12), 1699-1705.

A 250 mV bit-line swing scheme for 1-v operating gigabit scale drams. / Inaba, Tsuneo; Takashima, Daisaburo; Oowaki, Yukihito; Ozaklt, Tohru; Watanabe, Shigeyoshi; Ohsawa, Takashi; Ohuchi, Kazunorî; Tango, Hiroyuki.

In: IEICE Transactions on Electronics, Vol. E79-C, No. 12, 1996, p. 1699-1705.

Research output: Contribution to journalArticle

Inaba, T, Takashima, D, Oowaki, Y, Ozaklt, T, Watanabe, S, Ohsawa, T, Ohuchi, K & Tango, H 1996, 'A 250 mV bit-line swing scheme for 1-v operating gigabit scale drams', IEICE Transactions on Electronics, vol. E79-C, no. 12, pp. 1699-1705.
Inaba T, Takashima D, Oowaki Y, Ozaklt T, Watanabe S, Ohsawa T et al. A 250 mV bit-line swing scheme for 1-v operating gigabit scale drams. IEICE Transactions on Electronics. 1996;E79-C(12):1699-1705.
Inaba, Tsuneo ; Takashima, Daisaburo ; Oowaki, Yukihito ; Ozaklt, Tohru ; Watanabe, Shigeyoshi ; Ohsawa, Takashi ; Ohuchi, Kazunorî ; Tango, Hiroyuki. / A 250 mV bit-line swing scheme for 1-v operating gigabit scale drams. In: IEICE Transactions on Electronics. 1996 ; Vol. E79-C, No. 12. pp. 1699-1705.
@article{0ed6396985844bfeb725d9b94083706b,
title = "A 250 mV bit-line swing scheme for 1-v operating gigabit scale drams",
abstract = "This paper proposes a small 1/4 Vcc bit-line swing scheme and a related sense amplifier scheme for low power 1 V operating DRAM. Using the proposed small bit-line swing scheme, the stress bias of memory cell transistor and capacitor is reduced to half that of the conventional DRAM, resulting in improvement of device reliability. The proposed sense amplifier scheme achieves high speed and stable sensing/restoring operation at 250mV bit-line swing, which is much smaller than threshold voltage. The proposed scheme reduces the total power dissipation of bit-line sensing/restoring operation to 40{\%} of the conventional one. This paper also proposes a small 4F2 size memory cell and a new twisted bit-line scheme. The array noise is reduced to 8.6{\%} of the conventional DRAM.",
keywords = "Bit-line, DRAM, Memory cell, Power dissipation, Reliability, Sense amplifier, Small swing, Threshold voltage, Wordline",
author = "Tsuneo Inaba and Daisaburo Takashima and Yukihito Oowaki and Tohru Ozaklt and Shigeyoshi Watanabe and Takashi Ohsawa and Kazunor{\^i} Ohuchi and Hiroyuki Tango",
year = "1996",
language = "English",
volume = "E79-C",
pages = "1699--1705",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - A 250 mV bit-line swing scheme for 1-v operating gigabit scale drams

AU - Inaba, Tsuneo

AU - Takashima, Daisaburo

AU - Oowaki, Yukihito

AU - Ozaklt, Tohru

AU - Watanabe, Shigeyoshi

AU - Ohsawa, Takashi

AU - Ohuchi, Kazunorî

AU - Tango, Hiroyuki

PY - 1996

Y1 - 1996

N2 - This paper proposes a small 1/4 Vcc bit-line swing scheme and a related sense amplifier scheme for low power 1 V operating DRAM. Using the proposed small bit-line swing scheme, the stress bias of memory cell transistor and capacitor is reduced to half that of the conventional DRAM, resulting in improvement of device reliability. The proposed sense amplifier scheme achieves high speed and stable sensing/restoring operation at 250mV bit-line swing, which is much smaller than threshold voltage. The proposed scheme reduces the total power dissipation of bit-line sensing/restoring operation to 40% of the conventional one. This paper also proposes a small 4F2 size memory cell and a new twisted bit-line scheme. The array noise is reduced to 8.6% of the conventional DRAM.

AB - This paper proposes a small 1/4 Vcc bit-line swing scheme and a related sense amplifier scheme for low power 1 V operating DRAM. Using the proposed small bit-line swing scheme, the stress bias of memory cell transistor and capacitor is reduced to half that of the conventional DRAM, resulting in improvement of device reliability. The proposed sense amplifier scheme achieves high speed and stable sensing/restoring operation at 250mV bit-line swing, which is much smaller than threshold voltage. The proposed scheme reduces the total power dissipation of bit-line sensing/restoring operation to 40% of the conventional one. This paper also proposes a small 4F2 size memory cell and a new twisted bit-line scheme. The array noise is reduced to 8.6% of the conventional DRAM.

KW - Bit-line

KW - DRAM

KW - Memory cell

KW - Power dissipation

KW - Reliability

KW - Sense amplifier

KW - Small swing

KW - Threshold voltage

KW - Wordline

UR - http://www.scopus.com/inward/record.url?scp=0030389564&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030389564&partnerID=8YFLogxK

M3 - Article

VL - E79-C

SP - 1699

EP - 1705

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 12

ER -