A 333MHz random cycle DRAM using the floating body cell

Kosuke Hatsuda, Katsuyuki Fujita, Takashi Ohsawa

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

A Monte Carlo simulation shows that a DRAM using the floating body cell (FBC) realizes a 333MHz high-speed random cycle with an introduction of a symmetrical sense amplifier circuit and optimization of its current mirror ratio. Since the FBC DRAM having a superior affinity with logic LSI process is also shown to have its macro size smaller than the conventional 1T-1C DRAM, the FBC is a promising candidate for next generation embedded DRAM cells.

Original languageEnglish
Title of host publicationProceedings of the IEEE 2005 Custom Integrated Circuits Conference
Pages256-259
Number of pages4
DOIs
Publication statusPublished - 2005 Dec 1
EventIEEE 2005 Custom Integrated Circuits Conference - San Jose, CA, United States
Duration: 2005 Sep 182005 Sep 21

Publication series

NameProceedings of the Custom Integrated Circuits Conference
Volume2005
ISSN (Print)0886-5930

Other

OtherIEEE 2005 Custom Integrated Circuits Conference
CountryUnited States
CitySan Jose, CA
Period05/9/1805/9/21

    Fingerprint

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Hatsuda, K., Fujita, K., & Ohsawa, T. (2005). A 333MHz random cycle DRAM using the floating body cell. In Proceedings of the IEEE 2005 Custom Integrated Circuits Conference (pp. 256-259). [1568656] (Proceedings of the Custom Integrated Circuits Conference; Vol. 2005). https://doi.org/10.1109/CICC.2005.1568656