A 333MHz random cycle DRAM using the floating body cell

Kosuke Hatsuda, Katsuyuki Fujita, Takashi Ohsawa

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

A Monte Carlo simulation shows that a DRAM using the floating body cell (FBC) realizes a 333MHz high-speed random cycle with an introduction of a symmetrical sense amplifier circuit and optimization of its current mirror ratio. Since the FBC DRAM having a superior affinity with logic LSI process is also shown to have its macro size smaller than the conventional 1T-1C DRAM, the FBC is a promising candidate for next generation embedded DRAM cells.

Original languageEnglish
Title of host publicationProceedings of the IEEE 2005 Custom Integrated Circuits Conference
Pages256-259
Number of pages4
Volume2005
DOIs
Publication statusPublished - 2005
Externally publishedYes
EventIEEE 2005 Custom Integrated Circuits Conference - San Jose, CA, United States
Duration: 2005 Sep 182005 Sep 21

Other

OtherIEEE 2005 Custom Integrated Circuits Conference
CountryUnited States
CitySan Jose, CA
Period05/9/1805/9/21

Fingerprint

Dynamic random access storage
Macros
Mirrors
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Hatsuda, K., Fujita, K., & Ohsawa, T. (2005). A 333MHz random cycle DRAM using the floating body cell. In Proceedings of the IEEE 2005 Custom Integrated Circuits Conference (Vol. 2005, pp. 256-259). [1568656] https://doi.org/10.1109/CICC.2005.1568656

A 333MHz random cycle DRAM using the floating body cell. / Hatsuda, Kosuke; Fujita, Katsuyuki; Ohsawa, Takashi.

Proceedings of the IEEE 2005 Custom Integrated Circuits Conference. Vol. 2005 2005. p. 256-259 1568656.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hatsuda, K, Fujita, K & Ohsawa, T 2005, A 333MHz random cycle DRAM using the floating body cell. in Proceedings of the IEEE 2005 Custom Integrated Circuits Conference. vol. 2005, 1568656, pp. 256-259, IEEE 2005 Custom Integrated Circuits Conference, San Jose, CA, United States, 05/9/18. https://doi.org/10.1109/CICC.2005.1568656
Hatsuda K, Fujita K, Ohsawa T. A 333MHz random cycle DRAM using the floating body cell. In Proceedings of the IEEE 2005 Custom Integrated Circuits Conference. Vol. 2005. 2005. p. 256-259. 1568656 https://doi.org/10.1109/CICC.2005.1568656
Hatsuda, Kosuke ; Fujita, Katsuyuki ; Ohsawa, Takashi. / A 333MHz random cycle DRAM using the floating body cell. Proceedings of the IEEE 2005 Custom Integrated Circuits Conference. Vol. 2005 2005. pp. 256-259
@inproceedings{62eb10efd701409fb8813429cded94ec,
title = "A 333MHz random cycle DRAM using the floating body cell",
abstract = "A Monte Carlo simulation shows that a DRAM using the floating body cell (FBC) realizes a 333MHz high-speed random cycle with an introduction of a symmetrical sense amplifier circuit and optimization of its current mirror ratio. Since the FBC DRAM having a superior affinity with logic LSI process is also shown to have its macro size smaller than the conventional 1T-1C DRAM, the FBC is a promising candidate for next generation embedded DRAM cells.",
author = "Kosuke Hatsuda and Katsuyuki Fujita and Takashi Ohsawa",
year = "2005",
doi = "10.1109/CICC.2005.1568656",
language = "English",
isbn = "0780390237",
volume = "2005",
pages = "256--259",
booktitle = "Proceedings of the IEEE 2005 Custom Integrated Circuits Conference",

}

TY - GEN

T1 - A 333MHz random cycle DRAM using the floating body cell

AU - Hatsuda, Kosuke

AU - Fujita, Katsuyuki

AU - Ohsawa, Takashi

PY - 2005

Y1 - 2005

N2 - A Monte Carlo simulation shows that a DRAM using the floating body cell (FBC) realizes a 333MHz high-speed random cycle with an introduction of a symmetrical sense amplifier circuit and optimization of its current mirror ratio. Since the FBC DRAM having a superior affinity with logic LSI process is also shown to have its macro size smaller than the conventional 1T-1C DRAM, the FBC is a promising candidate for next generation embedded DRAM cells.

AB - A Monte Carlo simulation shows that a DRAM using the floating body cell (FBC) realizes a 333MHz high-speed random cycle with an introduction of a symmetrical sense amplifier circuit and optimization of its current mirror ratio. Since the FBC DRAM having a superior affinity with logic LSI process is also shown to have its macro size smaller than the conventional 1T-1C DRAM, the FBC is a promising candidate for next generation embedded DRAM cells.

UR - http://www.scopus.com/inward/record.url?scp=33847101893&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33847101893&partnerID=8YFLogxK

U2 - 10.1109/CICC.2005.1568656

DO - 10.1109/CICC.2005.1568656

M3 - Conference contribution

AN - SCOPUS:33847101893

SN - 0780390237

SN - 9780780390232

VL - 2005

SP - 256

EP - 259

BT - Proceedings of the IEEE 2005 Custom Integrated Circuits Conference

ER -