A 373 F 2 2D Power-Gated EE SRAM Physically Unclonable Function with Dark-Bit Detection Technique

Kunyang Liu, Yue Min, Xuan Yang, Hanfeng Sun, Hirofumi Shinohara

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents an Enhancement-Enhancement (EE) SRAM physically unclonable function (PUF) with a dark-bit detection technique based on an integrated Vss-bias generator. The EE SRAM PUF cell improves native stability to 0.21% bit-error rate (BER). Bit cells that are potentially unstable due to environmental variations or aging are detected via the lightweight bias generator to ensure stability, and the effectiveness is verified with experimental results of dark-bit detection performed at room temperature. Measurement results of 10 chips in 130-nm CMOS show that after masking the detected dark bits, 1.3×10 -6 BER is achieved across 0.8-1.4 V/-40-120 °C VT corners. The nMOS-only bit cell is also highly compact (i.e., 373 F 2 ). Moreover, a 2D power-gating scheme is implemented for low operation energy, low standby power, and high attack tolerance.

Original languageEnglish
Title of host publication2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages161-164
Number of pages4
ISBN (Electronic)9781538664124
DOIs
Publication statusPublished - 2018 Dec 14
Event2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Tainan, Taiwan, Province of China
Duration: 2018 Nov 52018 Nov 7

Publication series

Name2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings

Conference

Conference2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018
CountryTaiwan, Province of China
CityTainan
Period18/11/518/11/7

Fingerprint

Static random access storage
Bit error rate
Aging of materials
Temperature

Keywords

  • dark-bit masking
  • EE SRAM
  • hardware security
  • IoT
  • physically unclonable function (PUF)

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Liu, K., Min, Y., Yang, X., Sun, H., & Shinohara, H. (2018). A 373 F 2 2D Power-Gated EE SRAM Physically Unclonable Function with Dark-Bit Detection Technique In 2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings (pp. 161-164). [8579315] (2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASSCC.2018.8579315

A 373 F 2 2D Power-Gated EE SRAM Physically Unclonable Function with Dark-Bit Detection Technique . / Liu, Kunyang; Min, Yue; Yang, Xuan; Sun, Hanfeng; Shinohara, Hirofumi.

2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2018. p. 161-164 8579315 (2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Liu, K, Min, Y, Yang, X, Sun, H & Shinohara, H 2018, A 373 F 2 2D Power-Gated EE SRAM Physically Unclonable Function with Dark-Bit Detection Technique in 2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings., 8579315, 2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings, Institute of Electrical and Electronics Engineers Inc., pp. 161-164, 2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018, Tainan, Taiwan, Province of China, 18/11/5. https://doi.org/10.1109/ASSCC.2018.8579315
Liu K, Min Y, Yang X, Sun H, Shinohara H. A 373 F 2 2D Power-Gated EE SRAM Physically Unclonable Function with Dark-Bit Detection Technique In 2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2018. p. 161-164. 8579315. (2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings). https://doi.org/10.1109/ASSCC.2018.8579315
Liu, Kunyang ; Min, Yue ; Yang, Xuan ; Sun, Hanfeng ; Shinohara, Hirofumi. / A 373 F 2 2D Power-Gated EE SRAM Physically Unclonable Function with Dark-Bit Detection Technique 2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 161-164 (2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings).
@inproceedings{7c2bd5480fcb4f1db0f89d95bed51d5c,
title = "A 373 F 2 2D Power-Gated EE SRAM Physically Unclonable Function with Dark-Bit Detection Technique",
abstract = "This paper presents an Enhancement-Enhancement (EE) SRAM physically unclonable function (PUF) with a dark-bit detection technique based on an integrated Vss-bias generator. The EE SRAM PUF cell improves native stability to 0.21{\%} bit-error rate (BER). Bit cells that are potentially unstable due to environmental variations or aging are detected via the lightweight bias generator to ensure stability, and the effectiveness is verified with experimental results of dark-bit detection performed at room temperature. Measurement results of 10 chips in 130-nm CMOS show that after masking the detected dark bits, 1.3×10 -6 BER is achieved across 0.8-1.4 V/-40-120 °C VT corners. The nMOS-only bit cell is also highly compact (i.e., 373 F 2 ). Moreover, a 2D power-gating scheme is implemented for low operation energy, low standby power, and high attack tolerance.",
keywords = "dark-bit masking, EE SRAM, hardware security, IoT, physically unclonable function (PUF)",
author = "Kunyang Liu and Yue Min and Xuan Yang and Hanfeng Sun and Hirofumi Shinohara",
year = "2018",
month = "12",
day = "14",
doi = "10.1109/ASSCC.2018.8579315",
language = "English",
series = "2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "161--164",
booktitle = "2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings",

}

TY - GEN

T1 - A 373 F 2 2D Power-Gated EE SRAM Physically Unclonable Function with Dark-Bit Detection Technique

AU - Liu, Kunyang

AU - Min, Yue

AU - Yang, Xuan

AU - Sun, Hanfeng

AU - Shinohara, Hirofumi

PY - 2018/12/14

Y1 - 2018/12/14

N2 - This paper presents an Enhancement-Enhancement (EE) SRAM physically unclonable function (PUF) with a dark-bit detection technique based on an integrated Vss-bias generator. The EE SRAM PUF cell improves native stability to 0.21% bit-error rate (BER). Bit cells that are potentially unstable due to environmental variations or aging are detected via the lightweight bias generator to ensure stability, and the effectiveness is verified with experimental results of dark-bit detection performed at room temperature. Measurement results of 10 chips in 130-nm CMOS show that after masking the detected dark bits, 1.3×10 -6 BER is achieved across 0.8-1.4 V/-40-120 °C VT corners. The nMOS-only bit cell is also highly compact (i.e., 373 F 2 ). Moreover, a 2D power-gating scheme is implemented for low operation energy, low standby power, and high attack tolerance.

AB - This paper presents an Enhancement-Enhancement (EE) SRAM physically unclonable function (PUF) with a dark-bit detection technique based on an integrated Vss-bias generator. The EE SRAM PUF cell improves native stability to 0.21% bit-error rate (BER). Bit cells that are potentially unstable due to environmental variations or aging are detected via the lightweight bias generator to ensure stability, and the effectiveness is verified with experimental results of dark-bit detection performed at room temperature. Measurement results of 10 chips in 130-nm CMOS show that after masking the detected dark bits, 1.3×10 -6 BER is achieved across 0.8-1.4 V/-40-120 °C VT corners. The nMOS-only bit cell is also highly compact (i.e., 373 F 2 ). Moreover, a 2D power-gating scheme is implemented for low operation energy, low standby power, and high attack tolerance.

KW - dark-bit masking

KW - EE SRAM

KW - hardware security

KW - IoT

KW - physically unclonable function (PUF)

UR - http://www.scopus.com/inward/record.url?scp=85060442925&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85060442925&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2018.8579315

DO - 10.1109/ASSCC.2018.8579315

M3 - Conference contribution

T3 - 2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings

SP - 161

EP - 164

BT - 2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -