A 4320p 60fps H.264/AVC intra-frame encoder chip with 1.41Gbins/s CABAC

Dajiang Zhou, Gang He, Wei Fei, Zhixiang Chen, Jinjia Zhou, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

An H.264/AVC intra-frame video encoder is implemented in 65nm CMOS. With an efficient intra prediction design, its maximum throughput reaches 1991Mpixels/s for 7680x4320p 60fps video, 9.4x to 32x faster than previous designs. The encoder also incorporates a 1.41Gbins/s CABAC architecture that has been enhanced by 31%. Moreover, low energy consumption is achieved by the high parallelism and hardware efficiency of this design. 1080p30 encoding dissipates only 2mW at 0.8V and 9MHz.

Original languageEnglish
Title of host publicationIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Pages154-155
Number of pages2
DOIs
Publication statusPublished - 2012
Event2012 Symposium on VLSI Circuits, VLSIC 2012 - Honolulu, HI
Duration: 2012 Jun 132012 Jun 15

Other

Other2012 Symposium on VLSI Circuits, VLSIC 2012
CityHonolulu, HI
Period12/6/1312/6/15

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Fingerprint Dive into the research topics of 'A 4320p 60fps H.264/AVC intra-frame encoder chip with 1.41Gbins/s CABAC'. Together they form a unique fingerprint.

  • Cite this

    Zhou, D., He, G., Fei, W., Chen, Z., Zhou, J., & Goto, S. (2012). A 4320p 60fps H.264/AVC intra-frame encoder chip with 1.41Gbins/s CABAC. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers (pp. 154-155). [6243836] https://doi.org/10.1109/VLSIC.2012.6243836