A 45-ns 256K CMOS Static RAM with a Tri-Level Word Line

Hirofumi Shinohara, Kenji Anami, Katsuki Ichinose, Tomohisa Wada, Yoshio Kohno, Yuji Kawai, Yoichi Akasaka, Shinpei Kayano

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This paper describes a 32K words by 8-bit static RAM fabricated with a CMOS technology. The key feature of the RAM is a tri-level word line, in which an automatic power down by a pulsed word line in the read cycle and a power saving by a middle-level word line in the WRITE cycle are combined. This circuit technique minimizes bit-line swing, shortens the precharging time, and depresses the transient current. An improved address transition detection circuit reduces the chip select access time. The sense amplifier uses internally synchronized signals for improved operation. The RAM has a typical access time of 45 ns with an active power dissipation of 7 mW. The peak transient current is less than 40 mA. A double-level polysilicon technology with a 13- μm design rule enabled layout of the NMOS memory cell in an area of 116.0 μm2 and the die in 49.6 mm2.

Original languageEnglish
Pages (from-to)929-934
Number of pages6
JournalIEEE Journal of Solid-State Circuits
Volume20
Issue number5
DOIs
Publication statusPublished - 1985
Externally publishedYes

Fingerprint

Random access storage
Networks (circuits)
Polysilicon
Energy dissipation
Data storage equipment

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Shinohara, H., Anami, K., Ichinose, K., Wada, T., Kohno, Y., Kawai, Y., ... Kayano, S. (1985). A 45-ns 256K CMOS Static RAM with a Tri-Level Word Line. IEEE Journal of Solid-State Circuits, 20(5), 929-934. https://doi.org/10.1109/JSSC.1985.1052417

A 45-ns 256K CMOS Static RAM with a Tri-Level Word Line. / Shinohara, Hirofumi; Anami, Kenji; Ichinose, Katsuki; Wada, Tomohisa; Kohno, Yoshio; Kawai, Yuji; Akasaka, Yoichi; Kayano, Shinpei.

In: IEEE Journal of Solid-State Circuits, Vol. 20, No. 5, 1985, p. 929-934.

Research output: Contribution to journalArticle

Shinohara, H, Anami, K, Ichinose, K, Wada, T, Kohno, Y, Kawai, Y, Akasaka, Y & Kayano, S 1985, 'A 45-ns 256K CMOS Static RAM with a Tri-Level Word Line', IEEE Journal of Solid-State Circuits, vol. 20, no. 5, pp. 929-934. https://doi.org/10.1109/JSSC.1985.1052417
Shinohara, Hirofumi ; Anami, Kenji ; Ichinose, Katsuki ; Wada, Tomohisa ; Kohno, Yoshio ; Kawai, Yuji ; Akasaka, Yoichi ; Kayano, Shinpei. / A 45-ns 256K CMOS Static RAM with a Tri-Level Word Line. In: IEEE Journal of Solid-State Circuits. 1985 ; Vol. 20, No. 5. pp. 929-934.
@article{cc2f76f059ab44dc8fe80b938f4eb037,
title = "A 45-ns 256K CMOS Static RAM with a Tri-Level Word Line",
abstract = "This paper describes a 32K words by 8-bit static RAM fabricated with a CMOS technology. The key feature of the RAM is a tri-level word line, in which an automatic power down by a pulsed word line in the read cycle and a power saving by a middle-level word line in the WRITE cycle are combined. This circuit technique minimizes bit-line swing, shortens the precharging time, and depresses the transient current. An improved address transition detection circuit reduces the chip select access time. The sense amplifier uses internally synchronized signals for improved operation. The RAM has a typical access time of 45 ns with an active power dissipation of 7 mW. The peak transient current is less than 40 mA. A double-level polysilicon technology with a 13- μm design rule enabled layout of the NMOS memory cell in an area of 116.0 μm2 and the die in 49.6 mm2.",
author = "Hirofumi Shinohara and Kenji Anami and Katsuki Ichinose and Tomohisa Wada and Yoshio Kohno and Yuji Kawai and Yoichi Akasaka and Shinpei Kayano",
year = "1985",
doi = "10.1109/JSSC.1985.1052417",
language = "English",
volume = "20",
pages = "929--934",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - A 45-ns 256K CMOS Static RAM with a Tri-Level Word Line

AU - Shinohara, Hirofumi

AU - Anami, Kenji

AU - Ichinose, Katsuki

AU - Wada, Tomohisa

AU - Kohno, Yoshio

AU - Kawai, Yuji

AU - Akasaka, Yoichi

AU - Kayano, Shinpei

PY - 1985

Y1 - 1985

N2 - This paper describes a 32K words by 8-bit static RAM fabricated with a CMOS technology. The key feature of the RAM is a tri-level word line, in which an automatic power down by a pulsed word line in the read cycle and a power saving by a middle-level word line in the WRITE cycle are combined. This circuit technique minimizes bit-line swing, shortens the precharging time, and depresses the transient current. An improved address transition detection circuit reduces the chip select access time. The sense amplifier uses internally synchronized signals for improved operation. The RAM has a typical access time of 45 ns with an active power dissipation of 7 mW. The peak transient current is less than 40 mA. A double-level polysilicon technology with a 13- μm design rule enabled layout of the NMOS memory cell in an area of 116.0 μm2 and the die in 49.6 mm2.

AB - This paper describes a 32K words by 8-bit static RAM fabricated with a CMOS technology. The key feature of the RAM is a tri-level word line, in which an automatic power down by a pulsed word line in the read cycle and a power saving by a middle-level word line in the WRITE cycle are combined. This circuit technique minimizes bit-line swing, shortens the precharging time, and depresses the transient current. An improved address transition detection circuit reduces the chip select access time. The sense amplifier uses internally synchronized signals for improved operation. The RAM has a typical access time of 45 ns with an active power dissipation of 7 mW. The peak transient current is less than 40 mA. A double-level polysilicon technology with a 13- μm design rule enabled layout of the NMOS memory cell in an area of 116.0 μm2 and the die in 49.6 mm2.

UR - http://www.scopus.com/inward/record.url?scp=84939037893&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84939037893&partnerID=8YFLogxK

U2 - 10.1109/JSSC.1985.1052417

DO - 10.1109/JSSC.1985.1052417

M3 - Article

AN - SCOPUS:84939037893

VL - 20

SP - 929

EP - 934

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 5

ER -