A 530 Mpixels/s 4096×2160@60fps H.264/AVC high profile video decoder chip

Dajiang Zhou, Jinjia Zhou, Xun He, Jiayi Zhu, Ji Kong, Peilin Liu, Satoshi Goto

Research output: Contribution to journalArticle

43 Citations (Scopus)

Abstract

The increased resolution of Quad Full High Definition (QFHD) offers significantly enhanced visual experience. However, the corresponding huge data throughput of up to 530 Mpixels/s greatly challenges the design of real-time video decoder VLSI with the extensive requirement on both DRAM bandwidth and computational power. In this work, a lossless frame recompression technique and a partial MB reordering scheme are proposed to save the DRAM access of a QFHD video decoder chip. Besides, pipelining and parallelization techniques such as NAL/slice-parallel entropy decoding are implemented to efficiently enhance its computational power. The chip supporting H.264/AVC high profile is fabricated in 90 nm CMOS and verified. It delivers a maximum throughput of 4096×2160@60fps, which is at least 4.3 times higher than the state-of-the-art. DRAM bandwidth requirement is reduced by typically 51%, which fits the design into a 64-bit LPDDR SDRAM interface and results in 58% DRAM power saving. Meanwhile, the core energy is saved by 54% by pipelining and parallelization.

Original languageEnglish
Article number5727920
Pages (from-to)777-788
Number of pages12
JournalIEEE Journal of Solid-State Circuits
Volume46
Issue number4
DOIs
Publication statusPublished - 2011 Apr
Externally publishedYes

Fingerprint

Dynamic random access storage
Throughput
Bandwidth
Decoding
Entropy

Keywords

  • DRAM bandwidth
  • embedded compression
  • frame recompression
  • H.264/AVC
  • QFHD
  • ultra high definition
  • video decoder

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Zhou, D., Zhou, J., He, X., Zhu, J., Kong, J., Liu, P., & Goto, S. (2011). A 530 Mpixels/s 4096×2160@60fps H.264/AVC high profile video decoder chip. IEEE Journal of Solid-State Circuits, 46(4), 777-788. [5727920]. https://doi.org/10.1109/JSSC.2011.2109550

A 530 Mpixels/s 4096×2160@60fps H.264/AVC high profile video decoder chip. / Zhou, Dajiang; Zhou, Jinjia; He, Xun; Zhu, Jiayi; Kong, Ji; Liu, Peilin; Goto, Satoshi.

In: IEEE Journal of Solid-State Circuits, Vol. 46, No. 4, 5727920, 04.2011, p. 777-788.

Research output: Contribution to journalArticle

Zhou, D, Zhou, J, He, X, Zhu, J, Kong, J, Liu, P & Goto, S 2011, 'A 530 Mpixels/s 4096×2160@60fps H.264/AVC high profile video decoder chip', IEEE Journal of Solid-State Circuits, vol. 46, no. 4, 5727920, pp. 777-788. https://doi.org/10.1109/JSSC.2011.2109550
Zhou, Dajiang ; Zhou, Jinjia ; He, Xun ; Zhu, Jiayi ; Kong, Ji ; Liu, Peilin ; Goto, Satoshi. / A 530 Mpixels/s 4096×2160@60fps H.264/AVC high profile video decoder chip. In: IEEE Journal of Solid-State Circuits. 2011 ; Vol. 46, No. 4. pp. 777-788.
@article{856f0e945b5a43d198b8d641ffc0c649,
title = "A 530 Mpixels/s 4096×2160@60fps H.264/AVC high profile video decoder chip",
abstract = "The increased resolution of Quad Full High Definition (QFHD) offers significantly enhanced visual experience. However, the corresponding huge data throughput of up to 530 Mpixels/s greatly challenges the design of real-time video decoder VLSI with the extensive requirement on both DRAM bandwidth and computational power. In this work, a lossless frame recompression technique and a partial MB reordering scheme are proposed to save the DRAM access of a QFHD video decoder chip. Besides, pipelining and parallelization techniques such as NAL/slice-parallel entropy decoding are implemented to efficiently enhance its computational power. The chip supporting H.264/AVC high profile is fabricated in 90 nm CMOS and verified. It delivers a maximum throughput of 4096×2160@60fps, which is at least 4.3 times higher than the state-of-the-art. DRAM bandwidth requirement is reduced by typically 51{\%}, which fits the design into a 64-bit LPDDR SDRAM interface and results in 58{\%} DRAM power saving. Meanwhile, the core energy is saved by 54{\%} by pipelining and parallelization.",
keywords = "DRAM bandwidth, embedded compression, frame recompression, H.264/AVC, QFHD, ultra high definition, video decoder",
author = "Dajiang Zhou and Jinjia Zhou and Xun He and Jiayi Zhu and Ji Kong and Peilin Liu and Satoshi Goto",
year = "2011",
month = "4",
doi = "10.1109/JSSC.2011.2109550",
language = "English",
volume = "46",
pages = "777--788",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - A 530 Mpixels/s 4096×2160@60fps H.264/AVC high profile video decoder chip

AU - Zhou, Dajiang

AU - Zhou, Jinjia

AU - He, Xun

AU - Zhu, Jiayi

AU - Kong, Ji

AU - Liu, Peilin

AU - Goto, Satoshi

PY - 2011/4

Y1 - 2011/4

N2 - The increased resolution of Quad Full High Definition (QFHD) offers significantly enhanced visual experience. However, the corresponding huge data throughput of up to 530 Mpixels/s greatly challenges the design of real-time video decoder VLSI with the extensive requirement on both DRAM bandwidth and computational power. In this work, a lossless frame recompression technique and a partial MB reordering scheme are proposed to save the DRAM access of a QFHD video decoder chip. Besides, pipelining and parallelization techniques such as NAL/slice-parallel entropy decoding are implemented to efficiently enhance its computational power. The chip supporting H.264/AVC high profile is fabricated in 90 nm CMOS and verified. It delivers a maximum throughput of 4096×2160@60fps, which is at least 4.3 times higher than the state-of-the-art. DRAM bandwidth requirement is reduced by typically 51%, which fits the design into a 64-bit LPDDR SDRAM interface and results in 58% DRAM power saving. Meanwhile, the core energy is saved by 54% by pipelining and parallelization.

AB - The increased resolution of Quad Full High Definition (QFHD) offers significantly enhanced visual experience. However, the corresponding huge data throughput of up to 530 Mpixels/s greatly challenges the design of real-time video decoder VLSI with the extensive requirement on both DRAM bandwidth and computational power. In this work, a lossless frame recompression technique and a partial MB reordering scheme are proposed to save the DRAM access of a QFHD video decoder chip. Besides, pipelining and parallelization techniques such as NAL/slice-parallel entropy decoding are implemented to efficiently enhance its computational power. The chip supporting H.264/AVC high profile is fabricated in 90 nm CMOS and verified. It delivers a maximum throughput of 4096×2160@60fps, which is at least 4.3 times higher than the state-of-the-art. DRAM bandwidth requirement is reduced by typically 51%, which fits the design into a 64-bit LPDDR SDRAM interface and results in 58% DRAM power saving. Meanwhile, the core energy is saved by 54% by pipelining and parallelization.

KW - DRAM bandwidth

KW - embedded compression

KW - frame recompression

KW - H.264/AVC

KW - QFHD

KW - ultra high definition

KW - video decoder

UR - http://www.scopus.com/inward/record.url?scp=79953168363&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79953168363&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2011.2109550

DO - 10.1109/JSSC.2011.2109550

M3 - Article

AN - SCOPUS:79953168363

VL - 46

SP - 777

EP - 788

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

M1 - 5727920

ER -