A 5.83 pj/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65 nm CMOS

Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Dajiang Zhou, Satoshi Goto

    Research output: Contribution to journalArticle

    Abstract

    In this paper, we propose a synthesizable LDPC decoder IP core for the WiMAX system with high parallelism and enhanced error-correcting performance. By taking the advantages of both layered scheduling and fully-parallel architecture, the decoder can fully support multi-mode decoding specified in WiMAX with the parallelism much higher than commonly used partial-parallel layered LDPC decoder architecture. 6-bit quantized messages are split into bit-serial style and 2 bit-width serial processing lines work concurrently so that only 3 cycles are required to decode one layer. As a result, 12~24 cycles are enough to process one iteration for all the code-rates specified in WiMAX. Compared to our previous bit-serial decoder, it doubles the parallelism and solves the message saturation problem of the bit-serial arithmetic, with minor gate count increase. Power synthesis result shows that the proposed decoder achieves 5.83pJ/bit/iteration energy efficiency which is 46.8% improvement compared to state-of-the-art work. Furthermore, an advanced dynamic quantization (ADQ) technique is proposed to enhance the error-correcting performance in layered decoder architecture. With about 2% area overhead, 6-bit ADQ can achieve the error-correcting performance close to 7-bit fixed quantization with improved error floor performance.

    Original languageEnglish
    Pages (from-to)2623-2632
    Number of pages10
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE96-A
    Issue number12
    DOIs
    Publication statusPublished - 2013

    Fingerprint

    WiMAX
    Parallelism
    Iteration
    Quantization
    Cycle
    Decode
    Parallel Architectures
    Energy Efficiency
    Decoding
    Saturation
    Minor
    Count
    Scheduling
    Synthesis
    Partial
    Parallel architectures
    Design
    Intellectual property core
    Line
    Energy efficiency

    Keywords

    • Advanced dynamic quantization
    • Bit-serial
    • Fully-parallel
    • Layered scheduling
    • Low-density parity-check codes
    • Performance aware
    • Quasi-cyclic
    • WiMAX

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Graphics and Computer-Aided Design
    • Applied Mathematics
    • Signal Processing

    Cite this

    A 5.83 pj/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65 nm CMOS. / Zhao, Xiongxin; Chen, Zhixiang; Peng, Xiao; Zhou, Dajiang; Goto, Satoshi.

    In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E96-A, No. 12, 2013, p. 2623-2632.

    Research output: Contribution to journalArticle

    @article{53d603badef04dabb1ee2c457cd2f8dd,
    title = "A 5.83 pj/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65 nm CMOS",
    abstract = "In this paper, we propose a synthesizable LDPC decoder IP core for the WiMAX system with high parallelism and enhanced error-correcting performance. By taking the advantages of both layered scheduling and fully-parallel architecture, the decoder can fully support multi-mode decoding specified in WiMAX with the parallelism much higher than commonly used partial-parallel layered LDPC decoder architecture. 6-bit quantized messages are split into bit-serial style and 2 bit-width serial processing lines work concurrently so that only 3 cycles are required to decode one layer. As a result, 12~24 cycles are enough to process one iteration for all the code-rates specified in WiMAX. Compared to our previous bit-serial decoder, it doubles the parallelism and solves the message saturation problem of the bit-serial arithmetic, with minor gate count increase. Power synthesis result shows that the proposed decoder achieves 5.83pJ/bit/iteration energy efficiency which is 46.8{\%} improvement compared to state-of-the-art work. Furthermore, an advanced dynamic quantization (ADQ) technique is proposed to enhance the error-correcting performance in layered decoder architecture. With about 2{\%} area overhead, 6-bit ADQ can achieve the error-correcting performance close to 7-bit fixed quantization with improved error floor performance.",
    keywords = "Advanced dynamic quantization, Bit-serial, Fully-parallel, Layered scheduling, Low-density parity-check codes, Performance aware, Quasi-cyclic, WiMAX",
    author = "Xiongxin Zhao and Zhixiang Chen and Xiao Peng and Dajiang Zhou and Satoshi Goto",
    year = "2013",
    doi = "10.1587/transfun.E96.A.2623",
    language = "English",
    volume = "E96-A",
    pages = "2623--2632",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "12",

    }

    TY - JOUR

    T1 - A 5.83 pj/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65 nm CMOS

    AU - Zhao, Xiongxin

    AU - Chen, Zhixiang

    AU - Peng, Xiao

    AU - Zhou, Dajiang

    AU - Goto, Satoshi

    PY - 2013

    Y1 - 2013

    N2 - In this paper, we propose a synthesizable LDPC decoder IP core for the WiMAX system with high parallelism and enhanced error-correcting performance. By taking the advantages of both layered scheduling and fully-parallel architecture, the decoder can fully support multi-mode decoding specified in WiMAX with the parallelism much higher than commonly used partial-parallel layered LDPC decoder architecture. 6-bit quantized messages are split into bit-serial style and 2 bit-width serial processing lines work concurrently so that only 3 cycles are required to decode one layer. As a result, 12~24 cycles are enough to process one iteration for all the code-rates specified in WiMAX. Compared to our previous bit-serial decoder, it doubles the parallelism and solves the message saturation problem of the bit-serial arithmetic, with minor gate count increase. Power synthesis result shows that the proposed decoder achieves 5.83pJ/bit/iteration energy efficiency which is 46.8% improvement compared to state-of-the-art work. Furthermore, an advanced dynamic quantization (ADQ) technique is proposed to enhance the error-correcting performance in layered decoder architecture. With about 2% area overhead, 6-bit ADQ can achieve the error-correcting performance close to 7-bit fixed quantization with improved error floor performance.

    AB - In this paper, we propose a synthesizable LDPC decoder IP core for the WiMAX system with high parallelism and enhanced error-correcting performance. By taking the advantages of both layered scheduling and fully-parallel architecture, the decoder can fully support multi-mode decoding specified in WiMAX with the parallelism much higher than commonly used partial-parallel layered LDPC decoder architecture. 6-bit quantized messages are split into bit-serial style and 2 bit-width serial processing lines work concurrently so that only 3 cycles are required to decode one layer. As a result, 12~24 cycles are enough to process one iteration for all the code-rates specified in WiMAX. Compared to our previous bit-serial decoder, it doubles the parallelism and solves the message saturation problem of the bit-serial arithmetic, with minor gate count increase. Power synthesis result shows that the proposed decoder achieves 5.83pJ/bit/iteration energy efficiency which is 46.8% improvement compared to state-of-the-art work. Furthermore, an advanced dynamic quantization (ADQ) technique is proposed to enhance the error-correcting performance in layered decoder architecture. With about 2% area overhead, 6-bit ADQ can achieve the error-correcting performance close to 7-bit fixed quantization with improved error floor performance.

    KW - Advanced dynamic quantization

    KW - Bit-serial

    KW - Fully-parallel

    KW - Layered scheduling

    KW - Low-density parity-check codes

    KW - Performance aware

    KW - Quasi-cyclic

    KW - WiMAX

    UR - http://www.scopus.com/inward/record.url?scp=84889043132&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84889043132&partnerID=8YFLogxK

    U2 - 10.1587/transfun.E96.A.2623

    DO - 10.1587/transfun.E96.A.2623

    M3 - Article

    VL - E96-A

    SP - 2623

    EP - 2632

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 12

    ER -