A 5.83 pj/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65 nm CMOS

Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Dajiang Zhou, Satoshi Goto

    Research output: Contribution to journal › Article › peer-review

    Fingerprint Dive into the research topics of 'A 5.83 pj/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65 nm CMOS'. Together they form a unique fingerprint.

    Mathematics

    Engineering & Materials Science