A 60-ns 16-Mb flash EEPROM with program and erase sequence controller

Takeshi Nakayama, Shin ichi Kobayashi, Yoshikazu Miyawaki, Yasushi Terada, Natsuo Ajika, Makoto Ohi, Hideaki Arima, Takayuki Matsukawa, Tsutomu Yoshihara, Kimio Suzuki

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

An erase and program control system has been implemented in a 60-ns 16-Mb flash EEPROM. The memory array is divided into 64 blocks. in each block, erase pulse application and erase-verify operation are employed individually. The erase and program sequence is controlled by an internal sequence controller composed of a synchronous circuit with an on-chip oscillator. A 60-ns access time has been achieved with a differential sensing scheme utilizing dummy cells. A cell size of 1.8 μm × 2.0 μm and a chip size of 6.5 mm × 18.4 mm were achieved using a simple stacked gate cell structure and 0.6-μm CMOS process.

Original languageEnglish
Pages (from-to)1600-1605
Number of pages6
JournalIEEE Journal of Solid-State Circuits
Volume26
Issue number11
DOIs
Publication statusPublished - 1991 Nov
Externally publishedYes

Fingerprint

Control systems
Data storage equipment
Controllers
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Nakayama, T., Kobayashi, S. I., Miyawaki, Y., Terada, Y., Ajika, N., Ohi, M., ... Suzuki, K. (1991). A 60-ns 16-Mb flash EEPROM with program and erase sequence controller. IEEE Journal of Solid-State Circuits, 26(11), 1600-1605. https://doi.org/10.1109/4.98978

A 60-ns 16-Mb flash EEPROM with program and erase sequence controller. / Nakayama, Takeshi; Kobayashi, Shin ichi; Miyawaki, Yoshikazu; Terada, Yasushi; Ajika, Natsuo; Ohi, Makoto; Arima, Hideaki; Matsukawa, Takayuki; Yoshihara, Tsutomu; Suzuki, Kimio.

In: IEEE Journal of Solid-State Circuits, Vol. 26, No. 11, 11.1991, p. 1600-1605.

Research output: Contribution to journalArticle

Nakayama, T, Kobayashi, SI, Miyawaki, Y, Terada, Y, Ajika, N, Ohi, M, Arima, H, Matsukawa, T, Yoshihara, T & Suzuki, K 1991, 'A 60-ns 16-Mb flash EEPROM with program and erase sequence controller', IEEE Journal of Solid-State Circuits, vol. 26, no. 11, pp. 1600-1605. https://doi.org/10.1109/4.98978
Nakayama T, Kobayashi SI, Miyawaki Y, Terada Y, Ajika N, Ohi M et al. A 60-ns 16-Mb flash EEPROM with program and erase sequence controller. IEEE Journal of Solid-State Circuits. 1991 Nov;26(11):1600-1605. https://doi.org/10.1109/4.98978
Nakayama, Takeshi ; Kobayashi, Shin ichi ; Miyawaki, Yoshikazu ; Terada, Yasushi ; Ajika, Natsuo ; Ohi, Makoto ; Arima, Hideaki ; Matsukawa, Takayuki ; Yoshihara, Tsutomu ; Suzuki, Kimio. / A 60-ns 16-Mb flash EEPROM with program and erase sequence controller. In: IEEE Journal of Solid-State Circuits. 1991 ; Vol. 26, No. 11. pp. 1600-1605.
@article{caa442f4aba74e59bf274b1e8ce655fa,
title = "A 60-ns 16-Mb flash EEPROM with program and erase sequence controller",
abstract = "An erase and program control system has been implemented in a 60-ns 16-Mb flash EEPROM. The memory array is divided into 64 blocks. in each block, erase pulse application and erase-verify operation are employed individually. The erase and program sequence is controlled by an internal sequence controller composed of a synchronous circuit with an on-chip oscillator. A 60-ns access time has been achieved with a differential sensing scheme utilizing dummy cells. A cell size of 1.8 μm × 2.0 μm and a chip size of 6.5 mm × 18.4 mm were achieved using a simple stacked gate cell structure and 0.6-μm CMOS process.",
author = "Takeshi Nakayama and Kobayashi, {Shin ichi} and Yoshikazu Miyawaki and Yasushi Terada and Natsuo Ajika and Makoto Ohi and Hideaki Arima and Takayuki Matsukawa and Tsutomu Yoshihara and Kimio Suzuki",
year = "1991",
month = "11",
doi = "10.1109/4.98978",
language = "English",
volume = "26",
pages = "1600--1605",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - A 60-ns 16-Mb flash EEPROM with program and erase sequence controller

AU - Nakayama, Takeshi

AU - Kobayashi, Shin ichi

AU - Miyawaki, Yoshikazu

AU - Terada, Yasushi

AU - Ajika, Natsuo

AU - Ohi, Makoto

AU - Arima, Hideaki

AU - Matsukawa, Takayuki

AU - Yoshihara, Tsutomu

AU - Suzuki, Kimio

PY - 1991/11

Y1 - 1991/11

N2 - An erase and program control system has been implemented in a 60-ns 16-Mb flash EEPROM. The memory array is divided into 64 blocks. in each block, erase pulse application and erase-verify operation are employed individually. The erase and program sequence is controlled by an internal sequence controller composed of a synchronous circuit with an on-chip oscillator. A 60-ns access time has been achieved with a differential sensing scheme utilizing dummy cells. A cell size of 1.8 μm × 2.0 μm and a chip size of 6.5 mm × 18.4 mm were achieved using a simple stacked gate cell structure and 0.6-μm CMOS process.

AB - An erase and program control system has been implemented in a 60-ns 16-Mb flash EEPROM. The memory array is divided into 64 blocks. in each block, erase pulse application and erase-verify operation are employed individually. The erase and program sequence is controlled by an internal sequence controller composed of a synchronous circuit with an on-chip oscillator. A 60-ns access time has been achieved with a differential sensing scheme utilizing dummy cells. A cell size of 1.8 μm × 2.0 μm and a chip size of 6.5 mm × 18.4 mm were achieved using a simple stacked gate cell structure and 0.6-μm CMOS process.

UR - http://www.scopus.com/inward/record.url?scp=0026254961&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026254961&partnerID=8YFLogxK

U2 - 10.1109/4.98978

DO - 10.1109/4.98978

M3 - Article

AN - SCOPUS:0026254961

VL - 26

SP - 1600

EP - 1605

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 11

ER -