A 60-ns 4-Mbit CMOS DRAM with Built-In Self-Test Function

Takashi Ohsawa, Tohru Furuyama, Yohji Watanabe, Hiroto Tanaka, Kenji Natori, Satoshi Shinozaki, Takeshi Tanaka, Satoshi Yamano, Yohsei Nagahama, Natsuki Kushiyama, Kenji Tsuchida

Research output: Contribution to journalArticle

16 Citations (Scopus)

Abstract

A 4-Mbit CMOS DRAM measuring 6.9×16.11 mm2 has been fabricated using a 0.9-µm twin-tub CMOS, triple-poly, single-metal process technology. N-channel depletion-type trench cells, 2.5 × 5.5 µm2 each, are incorporated in a p-well. A novel built-in self-test (BIST) function which enables a simultaneous and automatic test of all the memory devices on a board is introduced to reduce the RAM testing time in a system. This function is effective for system maintenance and a daily start-up test even in a relatively small system. A high-speed low-power 4-Mbit CMOS DRAM with 60-ns access time, 50-mA active current, and 200-µA standby current is realized by widening the DQ line bus which connects the sense amplifiers with the DQ buffers, thereby reducing the parasitic capacitance of the DQ lines.

Original languageEnglish
Pages (from-to)663-668
Number of pages6
JournalIEEE Journal of Solid-State Circuits
Volume22
Issue number5
DOIs
Publication statusPublished - 1987
Externally publishedYes

Fingerprint

Built-in self test
Dynamic random access storage
Random access storage
Capacitance
Data storage equipment
Testing
Metals

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ohsawa, T., Furuyama, T., Watanabe, Y., Tanaka, H., Natori, K., Shinozaki, S., ... Tsuchida, K. (1987). A 60-ns 4-Mbit CMOS DRAM with Built-In Self-Test Function. IEEE Journal of Solid-State Circuits, 22(5), 663-668. https://doi.org/10.1109/JSSC.1987.1052797

A 60-ns 4-Mbit CMOS DRAM with Built-In Self-Test Function. / Ohsawa, Takashi; Furuyama, Tohru; Watanabe, Yohji; Tanaka, Hiroto; Natori, Kenji; Shinozaki, Satoshi; Tanaka, Takeshi; Yamano, Satoshi; Nagahama, Yohsei; Kushiyama, Natsuki; Tsuchida, Kenji.

In: IEEE Journal of Solid-State Circuits, Vol. 22, No. 5, 1987, p. 663-668.

Research output: Contribution to journalArticle

Ohsawa, T, Furuyama, T, Watanabe, Y, Tanaka, H, Natori, K, Shinozaki, S, Tanaka, T, Yamano, S, Nagahama, Y, Kushiyama, N & Tsuchida, K 1987, 'A 60-ns 4-Mbit CMOS DRAM with Built-In Self-Test Function', IEEE Journal of Solid-State Circuits, vol. 22, no. 5, pp. 663-668. https://doi.org/10.1109/JSSC.1987.1052797
Ohsawa, Takashi ; Furuyama, Tohru ; Watanabe, Yohji ; Tanaka, Hiroto ; Natori, Kenji ; Shinozaki, Satoshi ; Tanaka, Takeshi ; Yamano, Satoshi ; Nagahama, Yohsei ; Kushiyama, Natsuki ; Tsuchida, Kenji. / A 60-ns 4-Mbit CMOS DRAM with Built-In Self-Test Function. In: IEEE Journal of Solid-State Circuits. 1987 ; Vol. 22, No. 5. pp. 663-668.
@article{b9051c6fb564419895068a1de953d9e0,
title = "A 60-ns 4-Mbit CMOS DRAM with Built-In Self-Test Function",
abstract = "A 4-Mbit CMOS DRAM measuring 6.9×16.11 mm2 has been fabricated using a 0.9-µm twin-tub CMOS, triple-poly, single-metal process technology. N-channel depletion-type trench cells, 2.5 × 5.5 µm2 each, are incorporated in a p-well. A novel built-in self-test (BIST) function which enables a simultaneous and automatic test of all the memory devices on a board is introduced to reduce the RAM testing time in a system. This function is effective for system maintenance and a daily start-up test even in a relatively small system. A high-speed low-power 4-Mbit CMOS DRAM with 60-ns access time, 50-mA active current, and 200-µA standby current is realized by widening the DQ line bus which connects the sense amplifiers with the DQ buffers, thereby reducing the parasitic capacitance of the DQ lines.",
author = "Takashi Ohsawa and Tohru Furuyama and Yohji Watanabe and Hiroto Tanaka and Kenji Natori and Satoshi Shinozaki and Takeshi Tanaka and Satoshi Yamano and Yohsei Nagahama and Natsuki Kushiyama and Kenji Tsuchida",
year = "1987",
doi = "10.1109/JSSC.1987.1052797",
language = "English",
volume = "22",
pages = "663--668",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - A 60-ns 4-Mbit CMOS DRAM with Built-In Self-Test Function

AU - Ohsawa, Takashi

AU - Furuyama, Tohru

AU - Watanabe, Yohji

AU - Tanaka, Hiroto

AU - Natori, Kenji

AU - Shinozaki, Satoshi

AU - Tanaka, Takeshi

AU - Yamano, Satoshi

AU - Nagahama, Yohsei

AU - Kushiyama, Natsuki

AU - Tsuchida, Kenji

PY - 1987

Y1 - 1987

N2 - A 4-Mbit CMOS DRAM measuring 6.9×16.11 mm2 has been fabricated using a 0.9-µm twin-tub CMOS, triple-poly, single-metal process technology. N-channel depletion-type trench cells, 2.5 × 5.5 µm2 each, are incorporated in a p-well. A novel built-in self-test (BIST) function which enables a simultaneous and automatic test of all the memory devices on a board is introduced to reduce the RAM testing time in a system. This function is effective for system maintenance and a daily start-up test even in a relatively small system. A high-speed low-power 4-Mbit CMOS DRAM with 60-ns access time, 50-mA active current, and 200-µA standby current is realized by widening the DQ line bus which connects the sense amplifiers with the DQ buffers, thereby reducing the parasitic capacitance of the DQ lines.

AB - A 4-Mbit CMOS DRAM measuring 6.9×16.11 mm2 has been fabricated using a 0.9-µm twin-tub CMOS, triple-poly, single-metal process technology. N-channel depletion-type trench cells, 2.5 × 5.5 µm2 each, are incorporated in a p-well. A novel built-in self-test (BIST) function which enables a simultaneous and automatic test of all the memory devices on a board is introduced to reduce the RAM testing time in a system. This function is effective for system maintenance and a daily start-up test even in a relatively small system. A high-speed low-power 4-Mbit CMOS DRAM with 60-ns access time, 50-mA active current, and 200-µA standby current is realized by widening the DQ line bus which connects the sense amplifiers with the DQ buffers, thereby reducing the parasitic capacitance of the DQ lines.

UR - http://www.scopus.com/inward/record.url?scp=0023437820&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023437820&partnerID=8YFLogxK

U2 - 10.1109/JSSC.1987.1052797

DO - 10.1109/JSSC.1987.1052797

M3 - Article

VL - 22

SP - 663

EP - 668

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 5

ER -