A 600-MHz 54 × 54-bit multiplier with rectangular-styled Wallace tree

N. Itoh, Y. Naemura, H. Makino, Y. Nakase, T. Yoshihara, Y. Horiba

Research output: Contribution to journalArticle

44 Citations (Scopus)

Abstract

This paper presents an efficient layout method for a high-speed multiplier. The Wallace-tree method is generally used for high-speed multipliers. In the conventional Wallace tree, however, every partial product is added in a single direction from top to bottom. Therefore, the number of adders increases as the adding stage moves forward. As a result, it generates a dead area when the multiplier is laid out in a rectangle. To solve this problem, we propose a rectangular Wallace-tree construction method. In our method, the partial products are divided into two groups and added in the opposite direction. The partial products in the first group are added downward, and the partial products in the second group are added upward. Using this method, we eliminate the dead area. Also, we optimized the carry propagation between the two groups to realize high speed and a simple layout. We applied it to a 54 × 54-bit multiplier. The 980 μm × 1000 μm area size and the 600-MHz clock speed have been achieved using 0.18-μm CMOS technology.

Original languageEnglish
Pages (from-to)249-257
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Volume36
Issue number2
DOIs
Publication statusPublished - 2001 Feb
Externally publishedYes

Fingerprint

Adders
Clocks

Keywords

  • CMOS digital integrated circuits
  • Multiplication
  • Multiplying circuits
  • Redundant binary
  • Wallace tree

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Itoh, N., Naemura, Y., Makino, H., Nakase, Y., Yoshihara, T., & Horiba, Y. (2001). A 600-MHz 54 × 54-bit multiplier with rectangular-styled Wallace tree. IEEE Journal of Solid-State Circuits, 36(2), 249-257. https://doi.org/10.1109/4.902765

A 600-MHz 54 × 54-bit multiplier with rectangular-styled Wallace tree. / Itoh, N.; Naemura, Y.; Makino, H.; Nakase, Y.; Yoshihara, T.; Horiba, Y.

In: IEEE Journal of Solid-State Circuits, Vol. 36, No. 2, 02.2001, p. 249-257.

Research output: Contribution to journalArticle

Itoh, N, Naemura, Y, Makino, H, Nakase, Y, Yoshihara, T & Horiba, Y 2001, 'A 600-MHz 54 × 54-bit multiplier with rectangular-styled Wallace tree', IEEE Journal of Solid-State Circuits, vol. 36, no. 2, pp. 249-257. https://doi.org/10.1109/4.902765
Itoh, N. ; Naemura, Y. ; Makino, H. ; Nakase, Y. ; Yoshihara, T. ; Horiba, Y. / A 600-MHz 54 × 54-bit multiplier with rectangular-styled Wallace tree. In: IEEE Journal of Solid-State Circuits. 2001 ; Vol. 36, No. 2. pp. 249-257.
@article{e98ff2da244a4e83b4c04e39d1ddaaf7,
title = "A 600-MHz 54 × 54-bit multiplier with rectangular-styled Wallace tree",
abstract = "This paper presents an efficient layout method for a high-speed multiplier. The Wallace-tree method is generally used for high-speed multipliers. In the conventional Wallace tree, however, every partial product is added in a single direction from top to bottom. Therefore, the number of adders increases as the adding stage moves forward. As a result, it generates a dead area when the multiplier is laid out in a rectangle. To solve this problem, we propose a rectangular Wallace-tree construction method. In our method, the partial products are divided into two groups and added in the opposite direction. The partial products in the first group are added downward, and the partial products in the second group are added upward. Using this method, we eliminate the dead area. Also, we optimized the carry propagation between the two groups to realize high speed and a simple layout. We applied it to a 54 × 54-bit multiplier. The 980 μm × 1000 μm area size and the 600-MHz clock speed have been achieved using 0.18-μm CMOS technology.",
keywords = "CMOS digital integrated circuits, Multiplication, Multiplying circuits, Redundant binary, Wallace tree",
author = "N. Itoh and Y. Naemura and H. Makino and Y. Nakase and T. Yoshihara and Y. Horiba",
year = "2001",
month = "2",
doi = "10.1109/4.902765",
language = "English",
volume = "36",
pages = "249--257",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - A 600-MHz 54 × 54-bit multiplier with rectangular-styled Wallace tree

AU - Itoh, N.

AU - Naemura, Y.

AU - Makino, H.

AU - Nakase, Y.

AU - Yoshihara, T.

AU - Horiba, Y.

PY - 2001/2

Y1 - 2001/2

N2 - This paper presents an efficient layout method for a high-speed multiplier. The Wallace-tree method is generally used for high-speed multipliers. In the conventional Wallace tree, however, every partial product is added in a single direction from top to bottom. Therefore, the number of adders increases as the adding stage moves forward. As a result, it generates a dead area when the multiplier is laid out in a rectangle. To solve this problem, we propose a rectangular Wallace-tree construction method. In our method, the partial products are divided into two groups and added in the opposite direction. The partial products in the first group are added downward, and the partial products in the second group are added upward. Using this method, we eliminate the dead area. Also, we optimized the carry propagation between the two groups to realize high speed and a simple layout. We applied it to a 54 × 54-bit multiplier. The 980 μm × 1000 μm area size and the 600-MHz clock speed have been achieved using 0.18-μm CMOS technology.

AB - This paper presents an efficient layout method for a high-speed multiplier. The Wallace-tree method is generally used for high-speed multipliers. In the conventional Wallace tree, however, every partial product is added in a single direction from top to bottom. Therefore, the number of adders increases as the adding stage moves forward. As a result, it generates a dead area when the multiplier is laid out in a rectangle. To solve this problem, we propose a rectangular Wallace-tree construction method. In our method, the partial products are divided into two groups and added in the opposite direction. The partial products in the first group are added downward, and the partial products in the second group are added upward. Using this method, we eliminate the dead area. Also, we optimized the carry propagation between the two groups to realize high speed and a simple layout. We applied it to a 54 × 54-bit multiplier. The 980 μm × 1000 μm area size and the 600-MHz clock speed have been achieved using 0.18-μm CMOS technology.

KW - CMOS digital integrated circuits

KW - Multiplication

KW - Multiplying circuits

KW - Redundant binary

KW - Wallace tree

UR - http://www.scopus.com/inward/record.url?scp=0035247682&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035247682&partnerID=8YFLogxK

U2 - 10.1109/4.902765

DO - 10.1109/4.902765

M3 - Article

AN - SCOPUS:0035247682

VL - 36

SP - 249

EP - 257

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 2

ER -