A 64-cycle-per-MB joint parameter decoder architecture for ultra high definition H.264/AVC applications

Jinjia Zhou, Dajiang Zhou, Xun He, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In this paper, VLSI architecture of a joint parameter decoder is proposed to realize the calculation of motion vector (MV), intra prediction mode (IPM) and boundary strength (BS) for ultra high definition H.264/AVC applications. To achieve an efficient design, compact data storage formats are proposed for SRAM size saving and DRAM bandwidth reduction. Moreover, a 64-cycle-per-MB pipeline with simplified control modes is designed to enhance the throughput. Experimental results show the proposed architecture is capable of real-time QFHD@60fps decoding at less than 133MHz, with 26.7k logic gates and 3.6kB SRAM.

Original languageEnglish
Title of host publicationISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings
Pages49-52
Number of pages4
DOIs
Publication statusPublished - 2009
Event2009 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2009 - Kanazawa
Duration: 2009 Dec 72009 Dec 9

Other

Other2009 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2009
CityKanazawa
Period09/12/709/12/9

Fingerprint

data storage
Static random access storage
Logic gates
Dynamic random access storage
Decoding
Pipelines
Throughput
Bandwidth
Data storage equipment
time

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Signal Processing
  • Electrical and Electronic Engineering
  • Communication

Cite this

Zhou, J., Zhou, D., He, X., & Goto, S. (2009). A 64-cycle-per-MB joint parameter decoder architecture for ultra high definition H.264/AVC applications. In ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings (pp. 49-52). [5383903] https://doi.org/10.1109/ISPACS.2009.5383903

A 64-cycle-per-MB joint parameter decoder architecture for ultra high definition H.264/AVC applications. / Zhou, Jinjia; Zhou, Dajiang; He, Xun; Goto, Satoshi.

ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings. 2009. p. 49-52 5383903.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhou, J, Zhou, D, He, X & Goto, S 2009, A 64-cycle-per-MB joint parameter decoder architecture for ultra high definition H.264/AVC applications. in ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings., 5383903, pp. 49-52, 2009 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2009, Kanazawa, 09/12/7. https://doi.org/10.1109/ISPACS.2009.5383903
Zhou J, Zhou D, He X, Goto S. A 64-cycle-per-MB joint parameter decoder architecture for ultra high definition H.264/AVC applications. In ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings. 2009. p. 49-52. 5383903 https://doi.org/10.1109/ISPACS.2009.5383903
Zhou, Jinjia ; Zhou, Dajiang ; He, Xun ; Goto, Satoshi. / A 64-cycle-per-MB joint parameter decoder architecture for ultra high definition H.264/AVC applications. ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings. 2009. pp. 49-52
@inproceedings{c32cae61f3b54532b858f782423d89a0,
title = "A 64-cycle-per-MB joint parameter decoder architecture for ultra high definition H.264/AVC applications",
abstract = "In this paper, VLSI architecture of a joint parameter decoder is proposed to realize the calculation of motion vector (MV), intra prediction mode (IPM) and boundary strength (BS) for ultra high definition H.264/AVC applications. To achieve an efficient design, compact data storage formats are proposed for SRAM size saving and DRAM bandwidth reduction. Moreover, a 64-cycle-per-MB pipeline with simplified control modes is designed to enhance the throughput. Experimental results show the proposed architecture is capable of real-time QFHD@60fps decoding at less than 133MHz, with 26.7k logic gates and 3.6kB SRAM.",
author = "Jinjia Zhou and Dajiang Zhou and Xun He and Satoshi Goto",
year = "2009",
doi = "10.1109/ISPACS.2009.5383903",
language = "English",
isbn = "9781424450169",
pages = "49--52",
booktitle = "ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings",

}

TY - GEN

T1 - A 64-cycle-per-MB joint parameter decoder architecture for ultra high definition H.264/AVC applications

AU - Zhou, Jinjia

AU - Zhou, Dajiang

AU - He, Xun

AU - Goto, Satoshi

PY - 2009

Y1 - 2009

N2 - In this paper, VLSI architecture of a joint parameter decoder is proposed to realize the calculation of motion vector (MV), intra prediction mode (IPM) and boundary strength (BS) for ultra high definition H.264/AVC applications. To achieve an efficient design, compact data storage formats are proposed for SRAM size saving and DRAM bandwidth reduction. Moreover, a 64-cycle-per-MB pipeline with simplified control modes is designed to enhance the throughput. Experimental results show the proposed architecture is capable of real-time QFHD@60fps decoding at less than 133MHz, with 26.7k logic gates and 3.6kB SRAM.

AB - In this paper, VLSI architecture of a joint parameter decoder is proposed to realize the calculation of motion vector (MV), intra prediction mode (IPM) and boundary strength (BS) for ultra high definition H.264/AVC applications. To achieve an efficient design, compact data storage formats are proposed for SRAM size saving and DRAM bandwidth reduction. Moreover, a 64-cycle-per-MB pipeline with simplified control modes is designed to enhance the throughput. Experimental results show the proposed architecture is capable of real-time QFHD@60fps decoding at less than 133MHz, with 26.7k logic gates and 3.6kB SRAM.

UR - http://www.scopus.com/inward/record.url?scp=77949901319&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77949901319&partnerID=8YFLogxK

U2 - 10.1109/ISPACS.2009.5383903

DO - 10.1109/ISPACS.2009.5383903

M3 - Conference contribution

AN - SCOPUS:77949901319

SN - 9781424450169

SP - 49

EP - 52

BT - ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings

ER -