A 65 nm SoC embedded 6T-SRAM design for manufacturing with read and write cell stabilizing circuits

S. Ohbayashi, M. Yabuuchi, K. Nii, Y. Tsukamoto, S. Imaoka, Y. Oda, M. Igarashi, M. Takeuchi, H. Kawashima, H. Makino, Y. Yamaguchi, K. Tsukamoto, Masahide Inuishi, K. Ishibashi, Hirofumi Shinohara

Research output: Chapter in Book/Report/Conference proceedingConference contribution

40 Citations (Scopus)

Abstract

We propose a new design scheme to improve the SRAM read and write operation margins in the presence of a large Vth variability. By applying this scheme to a 0.494 μm 2 SRAM cell with a β ratio of 1, which is an aggressively small cell size, we can achieve a high-yield 8M-SRAM for a wide range of Vth value using a 65 nm LSTP CMOS technology.

Original languageEnglish
Title of host publicationIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Pages17-18
Number of pages2
Publication statusPublished - 2006
Externally publishedYes
Event2006 Symposium on VLSI Circuits, VLSIC - Honolulu, HI, United States
Duration: 2006 Jun 152006 Jun 17

Other

Other2006 Symposium on VLSI Circuits, VLSIC
CountryUnited States
CityHonolulu, HI
Period06/6/1506/6/17

Fingerprint

Static random access storage
Networks (circuits)
System-on-chip

Keywords

  • 65 nm CMOS
  • 6T-SRAM
  • Assist circuit
  • CMOS
  • Variability
  • Vth curve

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Ohbayashi, S., Yabuuchi, M., Nii, K., Tsukamoto, Y., Imaoka, S., Oda, Y., ... Shinohara, H. (2006). A 65 nm SoC embedded 6T-SRAM design for manufacturing with read and write cell stabilizing circuits. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers (pp. 17-18). [1705290]

A 65 nm SoC embedded 6T-SRAM design for manufacturing with read and write cell stabilizing circuits. / Ohbayashi, S.; Yabuuchi, M.; Nii, K.; Tsukamoto, Y.; Imaoka, S.; Oda, Y.; Igarashi, M.; Takeuchi, M.; Kawashima, H.; Makino, H.; Yamaguchi, Y.; Tsukamoto, K.; Inuishi, Masahide; Ishibashi, K.; Shinohara, Hirofumi.

IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2006. p. 17-18 1705290.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ohbayashi, S, Yabuuchi, M, Nii, K, Tsukamoto, Y, Imaoka, S, Oda, Y, Igarashi, M, Takeuchi, M, Kawashima, H, Makino, H, Yamaguchi, Y, Tsukamoto, K, Inuishi, M, Ishibashi, K & Shinohara, H 2006, A 65 nm SoC embedded 6T-SRAM design for manufacturing with read and write cell stabilizing circuits. in IEEE Symposium on VLSI Circuits, Digest of Technical Papers., 1705290, pp. 17-18, 2006 Symposium on VLSI Circuits, VLSIC, Honolulu, HI, United States, 06/6/15.
Ohbayashi S, Yabuuchi M, Nii K, Tsukamoto Y, Imaoka S, Oda Y et al. A 65 nm SoC embedded 6T-SRAM design for manufacturing with read and write cell stabilizing circuits. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2006. p. 17-18. 1705290
Ohbayashi, S. ; Yabuuchi, M. ; Nii, K. ; Tsukamoto, Y. ; Imaoka, S. ; Oda, Y. ; Igarashi, M. ; Takeuchi, M. ; Kawashima, H. ; Makino, H. ; Yamaguchi, Y. ; Tsukamoto, K. ; Inuishi, Masahide ; Ishibashi, K. ; Shinohara, Hirofumi. / A 65 nm SoC embedded 6T-SRAM design for manufacturing with read and write cell stabilizing circuits. IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2006. pp. 17-18
@inproceedings{c0b6e13e90e24ee98fc43516adc179fe,
title = "A 65 nm SoC embedded 6T-SRAM design for manufacturing with read and write cell stabilizing circuits",
abstract = "We propose a new design scheme to improve the SRAM read and write operation margins in the presence of a large Vth variability. By applying this scheme to a 0.494 μm 2 SRAM cell with a β ratio of 1, which is an aggressively small cell size, we can achieve a high-yield 8M-SRAM for a wide range of Vth value using a 65 nm LSTP CMOS technology.",
keywords = "65 nm CMOS, 6T-SRAM, Assist circuit, CMOS, Variability, Vth curve",
author = "S. Ohbayashi and M. Yabuuchi and K. Nii and Y. Tsukamoto and S. Imaoka and Y. Oda and M. Igarashi and M. Takeuchi and H. Kawashima and H. Makino and Y. Yamaguchi and K. Tsukamoto and Masahide Inuishi and K. Ishibashi and Hirofumi Shinohara",
year = "2006",
language = "English",
isbn = "1424400066",
pages = "17--18",
booktitle = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

}

TY - GEN

T1 - A 65 nm SoC embedded 6T-SRAM design for manufacturing with read and write cell stabilizing circuits

AU - Ohbayashi, S.

AU - Yabuuchi, M.

AU - Nii, K.

AU - Tsukamoto, Y.

AU - Imaoka, S.

AU - Oda, Y.

AU - Igarashi, M.

AU - Takeuchi, M.

AU - Kawashima, H.

AU - Makino, H.

AU - Yamaguchi, Y.

AU - Tsukamoto, K.

AU - Inuishi, Masahide

AU - Ishibashi, K.

AU - Shinohara, Hirofumi

PY - 2006

Y1 - 2006

N2 - We propose a new design scheme to improve the SRAM read and write operation margins in the presence of a large Vth variability. By applying this scheme to a 0.494 μm 2 SRAM cell with a β ratio of 1, which is an aggressively small cell size, we can achieve a high-yield 8M-SRAM for a wide range of Vth value using a 65 nm LSTP CMOS technology.

AB - We propose a new design scheme to improve the SRAM read and write operation margins in the presence of a large Vth variability. By applying this scheme to a 0.494 μm 2 SRAM cell with a β ratio of 1, which is an aggressively small cell size, we can achieve a high-yield 8M-SRAM for a wide range of Vth value using a 65 nm LSTP CMOS technology.

KW - 65 nm CMOS

KW - 6T-SRAM

KW - Assist circuit

KW - CMOS

KW - Variability

KW - Vth curve

UR - http://www.scopus.com/inward/record.url?scp=39749175133&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39749175133&partnerID=8YFLogxK

M3 - Conference contribution

SN - 1424400066

SN - 9781424400065

SP - 17

EP - 18

BT - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

ER -