A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC decoder in 65nm CMOS

Zhixiang Chen, Xiao Peng, Xiongxin Zhao, Leona Okamura, Dajiang Zhou, Satoshi Goto

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)

    Abstract

    An LDPC decoder in 65nm CMOS targeting WPAN (IEEE 802.15.3c) is presented with measurement results. A modified-PCM based message permutation strategy with compatible data flow is proposed to solve the network problem raised by high parallelism LDPC decoding. Compared to the state-of-art, decoder chip achieves 17.7%, 33.5% and 49% improvements in chip density, gate count and energy efficiency, respectively.

    Original languageEnglish
    Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
    Pages87-88
    Number of pages2
    DOIs
    Publication statusPublished - 2013
    Event2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 - Yokohama
    Duration: 2013 Jan 222013 Jan 25

    Other

    Other2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013
    CityYokohama
    Period13/1/2213/1/25

    Fingerprint

    Pulse code modulation
    Energy efficiency
    Decoding

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Science Applications
    • Computer Graphics and Computer-Aided Design

    Cite this

    Chen, Z., Peng, X., Zhao, X., Okamura, L., Zhou, D., & Goto, S. (2013). A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC decoder in 65nm CMOS. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 87-88). [6509569] https://doi.org/10.1109/ASPDAC.2013.6509569

    A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC decoder in 65nm CMOS. / Chen, Zhixiang; Peng, Xiao; Zhao, Xiongxin; Okamura, Leona; Zhou, Dajiang; Goto, Satoshi.

    Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2013. p. 87-88 6509569.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Chen, Z, Peng, X, Zhao, X, Okamura, L, Zhou, D & Goto, S 2013, A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC decoder in 65nm CMOS. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC., 6509569, pp. 87-88, 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013, Yokohama, 13/1/22. https://doi.org/10.1109/ASPDAC.2013.6509569
    Chen Z, Peng X, Zhao X, Okamura L, Zhou D, Goto S. A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC decoder in 65nm CMOS. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2013. p. 87-88. 6509569 https://doi.org/10.1109/ASPDAC.2013.6509569
    Chen, Zhixiang ; Peng, Xiao ; Zhao, Xiongxin ; Okamura, Leona ; Zhou, Dajiang ; Goto, Satoshi. / A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC decoder in 65nm CMOS. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2013. pp. 87-88
    @inproceedings{2f7fbebd22cd48deb9919d01df5c5099,
    title = "A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC decoder in 65nm CMOS",
    abstract = "An LDPC decoder in 65nm CMOS targeting WPAN (IEEE 802.15.3c) is presented with measurement results. A modified-PCM based message permutation strategy with compatible data flow is proposed to solve the network problem raised by high parallelism LDPC decoding. Compared to the state-of-art, decoder chip achieves 17.7{\%}, 33.5{\%} and 49{\%} improvements in chip density, gate count and energy efficiency, respectively.",
    author = "Zhixiang Chen and Xiao Peng and Xiongxin Zhao and Leona Okamura and Dajiang Zhou and Satoshi Goto",
    year = "2013",
    doi = "10.1109/ASPDAC.2013.6509569",
    language = "English",
    isbn = "9781467330299",
    pages = "87--88",
    booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

    }

    TY - GEN

    T1 - A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC decoder in 65nm CMOS

    AU - Chen, Zhixiang

    AU - Peng, Xiao

    AU - Zhao, Xiongxin

    AU - Okamura, Leona

    AU - Zhou, Dajiang

    AU - Goto, Satoshi

    PY - 2013

    Y1 - 2013

    N2 - An LDPC decoder in 65nm CMOS targeting WPAN (IEEE 802.15.3c) is presented with measurement results. A modified-PCM based message permutation strategy with compatible data flow is proposed to solve the network problem raised by high parallelism LDPC decoding. Compared to the state-of-art, decoder chip achieves 17.7%, 33.5% and 49% improvements in chip density, gate count and energy efficiency, respectively.

    AB - An LDPC decoder in 65nm CMOS targeting WPAN (IEEE 802.15.3c) is presented with measurement results. A modified-PCM based message permutation strategy with compatible data flow is proposed to solve the network problem raised by high parallelism LDPC decoding. Compared to the state-of-art, decoder chip achieves 17.7%, 33.5% and 49% improvements in chip density, gate count and energy efficiency, respectively.

    UR - http://www.scopus.com/inward/record.url?scp=84877725155&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84877725155&partnerID=8YFLogxK

    U2 - 10.1109/ASPDAC.2013.6509569

    DO - 10.1109/ASPDAC.2013.6509569

    M3 - Conference contribution

    AN - SCOPUS:84877725155

    SN - 9781467330299

    SP - 87

    EP - 88

    BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

    ER -