A 7-Die 3D Stacked 3840 × 2160@120 fps motion estimation processor

Shuping Zhang, Jinjia Zhou, Dajiang Zhou, Shinji Kimura, Satoshi Goto

Research output: Contribution to journalArticle

Abstract

In this paper, a hamburger architecture with a 3D stacked reconfigurable memory is proposed for a 4K motion estimation (ME) processor. By positioning the memory dies on both the top and bottom sides of the processor die, the proposed hamburger architecture can reduce the usage of the signal through-silicon via (TSV), and balance the power delivery network and the clock tree of the entire system. It results in 1/3 reduction of the usage of signal TSVs. Moreover, a stacked reconfigurable memory architecture is proposed to reduce the fabrication complexity and further reduce the number of signal TSVs by more than 1/2. The reduction of signal TSVs in the entire design is 71.24%. Finally, we address unique issues that occur in electronic design automation (EDA) tools during 3D largescale integration (LSI) designs. As a result, a 4K ME processor with 7-die stacking 3D system-on-chip design is implemented. The proposed design can support real time 3840 × 2160 @ 120 fps encoding at 130 MHz with less than 540 mW.

Original languageEnglish
Pages (from-to)223-231
Number of pages9
JournalIEICE Transactions on Electronics
VolumeE100C
Issue number3
DOIs
Publication statusPublished - 2017 Mar 1

Fingerprint

Motion estimation
Data storage equipment
Memory architecture
Silicon
Clocks
Fabrication

Keywords

  • 3D IC design
  • Hamburger architecture
  • Memory stacking
  • Motion estimation processor

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

A 7-Die 3D Stacked 3840 × 2160@120 fps motion estimation processor. / Zhang, Shuping; Zhou, Jinjia; Zhou, Dajiang; Kimura, Shinji; Goto, Satoshi.

In: IEICE Transactions on Electronics, Vol. E100C, No. 3, 01.03.2017, p. 223-231.

Research output: Contribution to journalArticle

Zhang, Shuping ; Zhou, Jinjia ; Zhou, Dajiang ; Kimura, Shinji ; Goto, Satoshi. / A 7-Die 3D Stacked 3840 × 2160@120 fps motion estimation processor. In: IEICE Transactions on Electronics. 2017 ; Vol. E100C, No. 3. pp. 223-231.
@article{c24b0ee92f9d448fab30e08bbce25be1,
title = "A 7-Die 3D Stacked 3840 × 2160@120 fps motion estimation processor",
abstract = "In this paper, a hamburger architecture with a 3D stacked reconfigurable memory is proposed for a 4K motion estimation (ME) processor. By positioning the memory dies on both the top and bottom sides of the processor die, the proposed hamburger architecture can reduce the usage of the signal through-silicon via (TSV), and balance the power delivery network and the clock tree of the entire system. It results in 1/3 reduction of the usage of signal TSVs. Moreover, a stacked reconfigurable memory architecture is proposed to reduce the fabrication complexity and further reduce the number of signal TSVs by more than 1/2. The reduction of signal TSVs in the entire design is 71.24{\%}. Finally, we address unique issues that occur in electronic design automation (EDA) tools during 3D largescale integration (LSI) designs. As a result, a 4K ME processor with 7-die stacking 3D system-on-chip design is implemented. The proposed design can support real time 3840 × 2160 @ 120 fps encoding at 130 MHz with less than 540 mW.",
keywords = "3D IC design, Hamburger architecture, Memory stacking, Motion estimation processor",
author = "Shuping Zhang and Jinjia Zhou and Dajiang Zhou and Shinji Kimura and Satoshi Goto",
year = "2017",
month = "3",
day = "1",
doi = "10.1587/transele.E100.C.223",
language = "English",
volume = "E100C",
pages = "223--231",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "3",

}

TY - JOUR

T1 - A 7-Die 3D Stacked 3840 × 2160@120 fps motion estimation processor

AU - Zhang, Shuping

AU - Zhou, Jinjia

AU - Zhou, Dajiang

AU - Kimura, Shinji

AU - Goto, Satoshi

PY - 2017/3/1

Y1 - 2017/3/1

N2 - In this paper, a hamburger architecture with a 3D stacked reconfigurable memory is proposed for a 4K motion estimation (ME) processor. By positioning the memory dies on both the top and bottom sides of the processor die, the proposed hamburger architecture can reduce the usage of the signal through-silicon via (TSV), and balance the power delivery network and the clock tree of the entire system. It results in 1/3 reduction of the usage of signal TSVs. Moreover, a stacked reconfigurable memory architecture is proposed to reduce the fabrication complexity and further reduce the number of signal TSVs by more than 1/2. The reduction of signal TSVs in the entire design is 71.24%. Finally, we address unique issues that occur in electronic design automation (EDA) tools during 3D largescale integration (LSI) designs. As a result, a 4K ME processor with 7-die stacking 3D system-on-chip design is implemented. The proposed design can support real time 3840 × 2160 @ 120 fps encoding at 130 MHz with less than 540 mW.

AB - In this paper, a hamburger architecture with a 3D stacked reconfigurable memory is proposed for a 4K motion estimation (ME) processor. By positioning the memory dies on both the top and bottom sides of the processor die, the proposed hamburger architecture can reduce the usage of the signal through-silicon via (TSV), and balance the power delivery network and the clock tree of the entire system. It results in 1/3 reduction of the usage of signal TSVs. Moreover, a stacked reconfigurable memory architecture is proposed to reduce the fabrication complexity and further reduce the number of signal TSVs by more than 1/2. The reduction of signal TSVs in the entire design is 71.24%. Finally, we address unique issues that occur in electronic design automation (EDA) tools during 3D largescale integration (LSI) designs. As a result, a 4K ME processor with 7-die stacking 3D system-on-chip design is implemented. The proposed design can support real time 3840 × 2160 @ 120 fps encoding at 130 MHz with less than 540 mW.

KW - 3D IC design

KW - Hamburger architecture

KW - Memory stacking

KW - Motion estimation processor

UR - http://www.scopus.com/inward/record.url?scp=85016075653&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85016075653&partnerID=8YFLogxK

U2 - 10.1587/transele.E100.C.223

DO - 10.1587/transele.E100.C.223

M3 - Article

AN - SCOPUS:85016075653

VL - E100C

SP - 223

EP - 231

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 3

ER -