A 98 GMACs/W 32-core vector processor in 65nm CMOS

Xun He, Dajiang Zhou, Xin Jin, Satoshi Goto

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    This paper presents a high-performance dual-issue 32-core SIMD platform for image and video processing. Eight cores with a 4-ports L2 cache are connected by CIB bus as a cluster. Four clusters are connected by mesh network. The proposed hierarchical network can provide 192 GB/sintercore communication BW in average. To reduce coherence operation in large-scale SMP, an application specified protocol is proposed. Comparing with MOESI, 67.8% of L1 Cache energy can be saved in 32 cores case. It can achieve a peak performance of 375 GMACs and 98 GMACs/W in 65 nm CMOS.

    Original languageEnglish
    Title of host publicationProceedings of the International Symposium on Low Power Electronics and Design
    Pages373-378
    Number of pages6
    DOIs
    Publication statusPublished - 2011
    Event17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 - Fukuoka
    Duration: 2011 Aug 12011 Aug 3

    Other

    Other17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
    CityFukuoka
    Period11/8/111/8/3

    Keywords

    • Cache coherence
    • Multicore Processor
    • NoC
    • SIMD

    ASJC Scopus subject areas

    • Engineering(all)

    Fingerprint Dive into the research topics of 'A 98 GMACs/W 32-core vector processor in 65nm CMOS'. Together they form a unique fingerprint.

    Cite this