A bandwidth reduction scheme and its VLSI implementation for H.264/AVC motion vector decoding

Jinjia Zhou, Dajiang Zhou, Gang He, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, a bandwidth reduction scheme and its VLSI implementation for H.264/AVC motion vector decoding component is proposed to save the DRAM traffic. In this component, the motion information including motion vector and reference index, for the co-located picture and the last decoded line, is stored in DRAM. In order to save the DRAM access, a partition based storage format is first applied to condense the MB level data. Then, a DPCM-based variable length coding method is utilized to reduce the data size of each partition. Finally, the total bandwidth is further reduced by combining the co-located and last-line information. Experimental results show that the bandwidth requirement for motion vector calculation can be reduced by 85%~98% on typical 1080p and QFHD sequences, with only 7.8k additional logic gates. This can contribute to near 20% bandwidth reduction for the whole video decoder system.

Original languageEnglish
Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Pages52-61
Number of pages10
Volume6298 LNCS
EditionPART 2
DOIs
Publication statusPublished - 2010
Event11th Pacific Rim Conference on Multimedia, PCM 2010 - Shanghai
Duration: 2010 Sep 212010 Sep 24

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
NumberPART 2
Volume6298 LNCS
ISSN (Print)03029743
ISSN (Electronic)16113349

Other

Other11th Pacific Rim Conference on Multimedia, PCM 2010
CityShanghai
Period10/9/2110/9/24

    Fingerprint

Keywords

  • DRAM bandwidth
  • H.264/AVC
  • Motion vector decoding
  • ultra high resolution
  • variable length coding

ASJC Scopus subject areas

  • Computer Science(all)
  • Theoretical Computer Science

Cite this

Zhou, J., Zhou, D., He, G., & Goto, S. (2010). A bandwidth reduction scheme and its VLSI implementation for H.264/AVC motion vector decoding. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (PART 2 ed., Vol. 6298 LNCS, pp. 52-61). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 6298 LNCS, No. PART 2). https://doi.org/10.1007/978-3-642-15696-0_6