A bitwidth-aware high-level synthesis algorithm using operation chainings for tiled-DR architectures

    Research output: Contribution to journalArticle

    Abstract

    As application hardware designs and implementations in a short term are required, high-level synthesis is more and more essential EDA technique nowadays. In deep-submicron era, interconnection delays are not negligible even in high-level synthesis thus distributed-register and - controller architectures (DR architectures) have been proposed in order to cope with this problem. It is also profitable to take data-bitwidth into account in high-level synthesis. In this paper, we propose a bitwidth-aware high-level synthesis algorithm using operation chainings targeting Tiled-DR architectures. Our proposed algorithm optimizes bitwidths of functional units and utilizes the vacant tiles by adding some extra functional units to realize effective operation chainings to generate high performance circuits without increasing the total area. Experimental results show that our proposed algorithm reduces the overall latency by up to 47% comparedtothe conventional approach without area overheads by eliminating unnecessary bitwidths and adding efficient extra FUs for Tiled-DR architectures.

    Original languageEnglish
    Pages (from-to)2911-2924
    Number of pages14
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE100A
    Issue number12
    DOIs
    Publication statusPublished - 2017 Dec 1

    Fingerprint

    High-level Synthesis
    Controller
    Controllers
    Unit
    Hardware Design
    Hardware Implementation
    Tile
    Interconnection
    Latency
    High Performance
    Optimise
    Hardware
    Architecture
    High level synthesis
    Networks (circuits)
    Experimental Results
    Term

    Keywords

    • Distributed-register architecture
    • Floorplan
    • High-level synthesis
    • Interconnection delay
    • Multiple-bitwidth
    • Operation chaining

    ASJC Scopus subject areas

    • Signal Processing
    • Computer Graphics and Computer-Aided Design
    • Electrical and Electronic Engineering
    • Applied Mathematics

    Cite this

    @article{8203d1b2319a46b49ff76b253c77bbec,
    title = "A bitwidth-aware high-level synthesis algorithm using operation chainings for tiled-DR architectures",
    abstract = "As application hardware designs and implementations in a short term are required, high-level synthesis is more and more essential EDA technique nowadays. In deep-submicron era, interconnection delays are not negligible even in high-level synthesis thus distributed-register and - controller architectures (DR architectures) have been proposed in order to cope with this problem. It is also profitable to take data-bitwidth into account in high-level synthesis. In this paper, we propose a bitwidth-aware high-level synthesis algorithm using operation chainings targeting Tiled-DR architectures. Our proposed algorithm optimizes bitwidths of functional units and utilizes the vacant tiles by adding some extra functional units to realize effective operation chainings to generate high performance circuits without increasing the total area. Experimental results show that our proposed algorithm reduces the overall latency by up to 47{\%} comparedtothe conventional approach without area overheads by eliminating unnecessary bitwidths and adding efficient extra FUs for Tiled-DR architectures.",
    keywords = "Distributed-register architecture, Floorplan, High-level synthesis, Interconnection delay, Multiple-bitwidth, Operation chaining",
    author = "Kotaro Terada and Masao Yanagisawa and Nozomu Togawa",
    year = "2017",
    month = "12",
    day = "1",
    doi = "10.1587/transfun.E100.A.2911",
    language = "English",
    volume = "E100A",
    pages = "2911--2924",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "12",

    }

    TY - JOUR

    T1 - A bitwidth-aware high-level synthesis algorithm using operation chainings for tiled-DR architectures

    AU - Terada, Kotaro

    AU - Yanagisawa, Masao

    AU - Togawa, Nozomu

    PY - 2017/12/1

    Y1 - 2017/12/1

    N2 - As application hardware designs and implementations in a short term are required, high-level synthesis is more and more essential EDA technique nowadays. In deep-submicron era, interconnection delays are not negligible even in high-level synthesis thus distributed-register and - controller architectures (DR architectures) have been proposed in order to cope with this problem. It is also profitable to take data-bitwidth into account in high-level synthesis. In this paper, we propose a bitwidth-aware high-level synthesis algorithm using operation chainings targeting Tiled-DR architectures. Our proposed algorithm optimizes bitwidths of functional units and utilizes the vacant tiles by adding some extra functional units to realize effective operation chainings to generate high performance circuits without increasing the total area. Experimental results show that our proposed algorithm reduces the overall latency by up to 47% comparedtothe conventional approach without area overheads by eliminating unnecessary bitwidths and adding efficient extra FUs for Tiled-DR architectures.

    AB - As application hardware designs and implementations in a short term are required, high-level synthesis is more and more essential EDA technique nowadays. In deep-submicron era, interconnection delays are not negligible even in high-level synthesis thus distributed-register and - controller architectures (DR architectures) have been proposed in order to cope with this problem. It is also profitable to take data-bitwidth into account in high-level synthesis. In this paper, we propose a bitwidth-aware high-level synthesis algorithm using operation chainings targeting Tiled-DR architectures. Our proposed algorithm optimizes bitwidths of functional units and utilizes the vacant tiles by adding some extra functional units to realize effective operation chainings to generate high performance circuits without increasing the total area. Experimental results show that our proposed algorithm reduces the overall latency by up to 47% comparedtothe conventional approach without area overheads by eliminating unnecessary bitwidths and adding efficient extra FUs for Tiled-DR architectures.

    KW - Distributed-register architecture

    KW - Floorplan

    KW - High-level synthesis

    KW - Interconnection delay

    KW - Multiple-bitwidth

    KW - Operation chaining

    UR - http://www.scopus.com/inward/record.url?scp=85038216925&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=85038216925&partnerID=8YFLogxK

    U2 - 10.1587/transfun.E100.A.2911

    DO - 10.1587/transfun.E100.A.2911

    M3 - Article

    VL - E100A

    SP - 2911

    EP - 2924

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 12

    ER -