A Built-in Reseeding Technique for LFSR-Based Test Pattern Generation

Youhua Shi, Zhe Zhang, Shinji Kimura, Masao Yanagisawa, Tatsuo Ohtsuki

Research output: Contribution to journalArticle

Abstract

Reseeding technique is proposed to improve the fault coverage in pseudo-random testing. However most of previous works on reseeding is based on storing the seeds in an external tester or in a ROM. In this paper we present a built-in reseeding technique for LFSR-based test pattern generation. The proposed structure can run both in pseudorandom mode and in reseeding mode. Besides, our method requires no storage for the seeds since in reseeding mode the seeds can be generated automatically in hardware. In this paper we also propose an efficient grouping algorithm based on simulated annealing to optimize test vector grouping. Experimental results for benchmark circuits indicate the superiority of our technique against other reseeding methods with respect to test length and area overhead. Moreover, since the theoretical properties of LFSRs are preserved, our method could be beneficially used in conjunction with any other techniques proposed so far.

Original languageEnglish
Pages (from-to)3056-3062
Number of pages7
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE86-A
Issue number12
Publication statusPublished - 2003 Dec

Fingerprint

Linear Feedback Shift Register
Seed
Grouping
ROM
Simulated annealing
Simulated Annealing
Hardware
Coverage
Fault
Networks (circuits)
Optimise
Testing
Benchmark
Experimental Results

Keywords

  • BIST
  • LFSR
  • Reseeding
  • Test pattern generation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Information Systems

Cite this

@article{c54a62a394f44301868cdc4279733e66,
title = "A Built-in Reseeding Technique for LFSR-Based Test Pattern Generation",
abstract = "Reseeding technique is proposed to improve the fault coverage in pseudo-random testing. However most of previous works on reseeding is based on storing the seeds in an external tester or in a ROM. In this paper we present a built-in reseeding technique for LFSR-based test pattern generation. The proposed structure can run both in pseudorandom mode and in reseeding mode. Besides, our method requires no storage for the seeds since in reseeding mode the seeds can be generated automatically in hardware. In this paper we also propose an efficient grouping algorithm based on simulated annealing to optimize test vector grouping. Experimental results for benchmark circuits indicate the superiority of our technique against other reseeding methods with respect to test length and area overhead. Moreover, since the theoretical properties of LFSRs are preserved, our method could be beneficially used in conjunction with any other techniques proposed so far.",
keywords = "BIST, LFSR, Reseeding, Test pattern generation",
author = "Youhua Shi and Zhe Zhang and Shinji Kimura and Masao Yanagisawa and Tatsuo Ohtsuki",
year = "2003",
month = "12",
language = "English",
volume = "E86-A",
pages = "3056--3062",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - A Built-in Reseeding Technique for LFSR-Based Test Pattern Generation

AU - Shi, Youhua

AU - Zhang, Zhe

AU - Kimura, Shinji

AU - Yanagisawa, Masao

AU - Ohtsuki, Tatsuo

PY - 2003/12

Y1 - 2003/12

N2 - Reseeding technique is proposed to improve the fault coverage in pseudo-random testing. However most of previous works on reseeding is based on storing the seeds in an external tester or in a ROM. In this paper we present a built-in reseeding technique for LFSR-based test pattern generation. The proposed structure can run both in pseudorandom mode and in reseeding mode. Besides, our method requires no storage for the seeds since in reseeding mode the seeds can be generated automatically in hardware. In this paper we also propose an efficient grouping algorithm based on simulated annealing to optimize test vector grouping. Experimental results for benchmark circuits indicate the superiority of our technique against other reseeding methods with respect to test length and area overhead. Moreover, since the theoretical properties of LFSRs are preserved, our method could be beneficially used in conjunction with any other techniques proposed so far.

AB - Reseeding technique is proposed to improve the fault coverage in pseudo-random testing. However most of previous works on reseeding is based on storing the seeds in an external tester or in a ROM. In this paper we present a built-in reseeding technique for LFSR-based test pattern generation. The proposed structure can run both in pseudorandom mode and in reseeding mode. Besides, our method requires no storage for the seeds since in reseeding mode the seeds can be generated automatically in hardware. In this paper we also propose an efficient grouping algorithm based on simulated annealing to optimize test vector grouping. Experimental results for benchmark circuits indicate the superiority of our technique against other reseeding methods with respect to test length and area overhead. Moreover, since the theoretical properties of LFSRs are preserved, our method could be beneficially used in conjunction with any other techniques proposed so far.

KW - BIST

KW - LFSR

KW - Reseeding

KW - Test pattern generation

UR - http://www.scopus.com/inward/record.url?scp=0842332233&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0842332233&partnerID=8YFLogxK

M3 - Article

VL - E86-A

SP - 3056

EP - 3062

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -